Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ALC888S-VD Datasheet(PDF) 25 Page - Realtek Semiconductor Corp. |
|
ALC888S-VD Datasheet(HTML) 25 Page - Realtek Semiconductor Corp. |
25 / 92 page ALC888S-VD Datasheet 7.1+2 Channel HD Audio Codec with Two Independent SPDIF Outputs 17 Track ID: JATR-2265-11 Rev. 1.2 7.2.4. Inbound Frame – Multiple SDIs A codec can deliver data to the controller on multiple SDIs to achieve higher bandwidth. If an inbound stream exceeds the data transfer limits of a single SDI, the codec can divide the data into separate SDI signals, each of which operate independently, with different stream numbers at the same frame time. This is similar to having multiple codecs connected to the controller. The controller samples the divided stream into separate memory with multiple DMA descriptors, then software re-combines the divided data into a meaningful stream. Response Stream SDI 0 SYNC Stream 'X' Frame SYNC SDI 1 0s Tag A Stream A, B, X, and Y are independent and have separate IDs Data A Tag B Data B Codec drives SDI 0 and SDI1 Stream 'A' Stream 'B' Response Stream 0s Stream 'Y' Figure 12. Codec Transmits Data Over Multiple SDIs 7.2.5. Variable Sample Rates The HDA link is designed for sample rates of 48kHz. Variable rates of sample are delivered in multiple or sub-multiple rates of 48kHz. Two sample blocks per frame result in a 96kHz delivery rate, one sample block over two frames results in a 24kHz delivery rate. The HDA specification states that the sample rate of the outbound stream be synchronized by the controller, not by the codec. Each stream has its own sample rate, independent of any other stream. The HDA controller supports 48kHz and 44.1kHz base rates. Table 5, page 18, shows the recommended sample rates based on multiples or sub-multiples of one of the two base rates. Rates in sub-multiples (1/n) of 48kHz are interleaving n frames containing no sample blocks. Rates in multiples (n) of 48kHz contain n sample blocks in a frame. Table 6, page 18, shows the delivery cadence of variable rates based on 48kHz. The HDA link is defined to operate at a fixed 48kHz frame rate. To deliver samples in (sub) multiple rates of 44.1kHz, an appropriate ratio between 44.1kHz and 48kHz must be maintained to avoid frequency drift. The appropriate ratio between 44.1kHz and 48kHz is 147/160. Meaning 147 sample blocks are transmitted every 160 frames. |
Número de pieza similar - ALC888S-VD |
|
Descripción similar - ALC888S-VD |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |