Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

TLC3545IDRG4 Datasheet(PDF) 3 Page - Texas Instruments

No. de pieza TLC3545IDRG4
Descripción Electrónicos  5-V. LOW POWER, 14-BIT, 200-KSPS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO-POWER DOWN
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI - Texas Instruments

TLC3545IDRG4 Datasheet(HTML) 3 Page - Texas Instruments

  TLC3545IDRG4 Datasheet HTML 1Page - Texas Instruments TLC3545IDRG4 Datasheet HTML 2Page - Texas Instruments TLC3545IDRG4 Datasheet HTML 3Page - Texas Instruments TLC3545IDRG4 Datasheet HTML 4Page - Texas Instruments TLC3545IDRG4 Datasheet HTML 5Page - Texas Instruments TLC3545IDRG4 Datasheet HTML 6Page - Texas Instruments TLC3545IDRG4 Datasheet HTML 7Page - Texas Instruments TLC3545IDRG4 Datasheet HTML 8Page - Texas Instruments TLC3545IDRG4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 23 page
background image
TLC3541, TLC3545
SLAS345 − DECEMBER 2001
3
www.ti.com
Terminal Functions
TLC3541 single channel unipolar ADCs
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AIN
4
I
Analog input channel
CS
1
I
Chip select. A high-to-low transition on the CS input removes SDO from a high-impedance state within a
maximum delay time. If the TLC3541 is attached to a dedicated TMS320 DSP serial port using the FS input,
CS can be grounded.
FS
7
I
DSP frame sync input. Indication of a start of a serial data frame. A low-to-high transition removes SDO from
the high-impedance state and the MSB is presented. Tie this pin to VDD if not used.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to
GND.
SDO
8
O
The 3-state serial data output for the A/D conversion result. SDO is kept in the high-impedance state when
CS is high. The output format is MSB first. Remaining data bits are presented on the rising edge of SCLK.
When FS is not active (FS = 1 at the falling edge of CS): The MSB is presented on the SDO pin on the falling
edge of CS after a maximum delay time. Data is valid on each falling edge of SCLK until all data is read.
When FS is active (FS = 0 at the falling edge of CS): The MSB is presented to the SDO output on the rising
edge of FS. Data is valid on the falling edge SCLK and changes on the rising edge SCLK (this is typically
used with an active FS from a DSP).
SDO returns to the high-impedance state after the 17th rising edge on SCLK. If a 17th SCLK cycle is not
presented, as is the case when using an SPI host, SDO returns to the high-impedance state on the rising
edge of CS.
SCLK
5
I
Serial clock. This terminal receives the serial SCLK from the host processor.
REF
2
I
External voltage reference input
VDD
6
I
Positive supply voltage
TLC3545 single channel pseudo-differential ADCs
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AIN0 (+)
4
I
Positive analog input for the TLC3545.
AIN1 (−)
5
I
Inverted analog input for the TLC3545.
CS
1
I
Chip select. A high-to-low transition on CS removes SDO from the high-impedance state within a maximum
delay time. The CS input can be connected to a DSP frame sync (FS) output when a dedicated TMS320 DSP
serial port is used.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to
GND.
SDO
8
O
The 3-state serial data output for the A/D conversion result. SDO is kept in the high-impedance state when
CS is high and presents output data after the CS falling edge until the LSB is presented. The output format is
MSB first. The remaining data bits are presented on the rising edge of SCLK. Output data is valid on each
falling edge of SCLK until all data is read. SDO returns to the high-impedance state after the 17th rising edge
on SCLK. If a 17th SCLK cycle is not presented, as is the case when using an SPI host, SDO returns to the
high-impedance state on the rising edge of CS.
SCLK
7
I
Serial clock. This terminal receives the serial SCLK from the host processor.
REF
2
I
External voltage reference input
VDD
6
I
Positive supply voltage


Número de pieza similar - TLC3545IDRG4

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
TLC3545IDRG4 TI1-TLC3545IDRG4 Datasheet
837Kb / 27P
[Old version datasheet]   200-KSPS Sampling Rate Built-In Conversion Clock
More results

Descripción similar - TLC3545IDRG4

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
TLC4545ID TI1-TLC4545ID Datasheet
805Kb / 26P
[Old version datasheet]   5-V, LOW POWER, 16-BIT, 200-KSPS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO-POWER DOWN
TLC4541 TI-TLC4541 Datasheet
341Kb / 21P
[Old version datasheet]   5-V, LOW POWER, 16-BIT, 200-KSPS SERIAL ANALOG TO DIGITAL CONVERTERS WITH AUTO POWER DOWN
TLC4541 TI1-TLC4541_14 Datasheet
840Kb / 28P
[Old version datasheet]   5-V LOW POWER, 16-BIT, 200-KSPS SEREAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO-POWER DOWN
TLC1514 TI-TLC1514 Datasheet
609Kb / 40P
[Old version datasheet]   5-V, 10-BIT, 400 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
TLC1514 TI1-TLC1514_15 Datasheet
591Kb / 39P
[Old version datasheet]   5-V, 10-BIT, 400 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
TLC1514 TI1-TLC1514_14 Datasheet
594Kb / 40P
[Old version datasheet]   5-V, 10-BIT, 400 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
TLC2554 TI1-TLC2554_14 Datasheet
1Mb / 50P
[Old version datasheet]   5-V, 12-BIT, 400 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
TLC2554 TI-TLC2554 Datasheet
566Kb / 37P
[Old version datasheet]   5-V, 12-BIT, 400 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
TLC2551 TI-TLC2551 Datasheet
365Kb / 23P
[Old version datasheet]   5 V, LOW POWER, 12-BIT, 400 KSPS, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
TLV2544 TI-TLV2544 Datasheet
648Kb / 39P
[Old version datasheet]   2.7 V TO 5.5 V, 12-BIT, 200 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com