Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
MC100E195 Datasheet(PDF) 1 Page - ON Semiconductor |
|
MC100E195 Datasheet(HTML) 1 Page - ON Semiconductor |
1 / 5 page MOTOROLA SEMICONDUCTOR TECHNICAL DATA Order this document by MC10E195/D 2–1 REV 3 © Motorola, Inc. 1999 04/99 Programmable Delay Chip The MC10E/100E195 is a programmable delay chip (PDC) designed primarily for clock de-skewing and timing adjustment. It provides variable delay of a differential ECL input transition. The delay section consists of a chain of gates organized as shown in the logic symbol. The first two delay elements feature gates that have been modified to have delays 1.25 and 1.5 times the basic gate delay of approximately 80 ps. These two elements provide the E195 with a digitally-selectable resolution of approximately 20 ps. The required device delay is selected by the seven address inputs D[0:6], which are latched on chip by a high signal on the latch enable (LEN) control. Because the delay programmability of the E195 is achieved by purely differential ECL gate delays the device will operate at frequencies of >1.0 GHz while maintaining over 600 mV of output swing. The E195 thus offers very fine resolution, at very high frequencies, that is selectable entirely from a digital input allowing for very accurate system clock timing. An eighth latched input, D7, is provided for cascading multiple PDC’s for increased programmable range. The cascade logic allows full control of multiple PDC’s, at the expense of only a single added line to the data bus for each additional PDC, without the need for any external gating. • 2.0ns Worst Case Delay Range • ≈20ps/Delay Step Resolution • >1.0GHz Bandwidth • On Chip Cascade Circuitry • Extended 100E VEE Range of –4.2 to –5.46V • 75KΩ Input Pulldown Resistors PIN NAMES Pin Function IN/IN EN D[0:7] Q/Q LEN SET MIN SET MAX CASCADE Signal Input Input Enable Mux Select Inputs Signal Output Latch Enable Min Delay Set Max Delay Set Cascade Signal 1 LOGIC DIAGRAM – SIMPLIFIED VBB IN IN EN LEN SET MIN SET MAX 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 11 1 1 0 1 Q Q CASCADE CASCADE CASCADE 7 BIT LATCH LEN Q LATCH D 4 GATES 8 GATES 16 GATES * 1.25 * 1.5 D0 D1 D2 D3 D4 D5 D6 D7 * DELAYS ARE 25% OR 50% LONGER THAN * STANDARD (STANDARD ≈ 80 PS) MC10E195 MC100E195 PROGRAMMABLE DELAY CHIP FN SUFFIX PLASTIC PACKAGE CASE 776-02 D2 D3 D4 D5 D6 D7 NC NC NC EN NC NC VCC VCCO Q Q VCCO D1 D0 LEN VEE IN IN VBB 25 24 23 22 21 20 19 26 27 28 1 2 3 4 18 17 16 15 14 13 12 56 7 8 9 10 11 Pinout: 28-Lead PLCC (Top View) |
Número de pieza similar - MC100E195 |
|
Descripción similar - MC100E195 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |