Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼
Nombre de pieza
         Descripción


CDCDB2000 Datasheet(Hoja de datos) 6 Page - Texas Instruments

Click here to check the latest version.
No. de Pieza. CDCDB2000
Descripción  CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5
Descarga  33 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo 

 6 page
background image
6
CDCDB2000
SNAS787 – NOVEMBER 2019
www.ti.com
Product Folder Links: CDCDB2000
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Pin Functions (continued)
PIN
I/O TYPE
DESCRIPTION
NAME
NO.
SADR1
B8
I, S, PU /
PD
SMBus address strap bit[1]. This is a 3-level input that is decoded in conjunction
with pin B4 to set SMBus address. It has internal 120-kΩ pullup / pulldown network
biasing to VDD/2 when no connect.
For a high-level input configuration, the pin should be pulled up to 3.3-V VDD
through an external pullup resistor from 1k to 5k with 5% tolerance.
For a low-level input configuration, the pin should be pulled down to ground
through an external pulldown resistor from 1k to 5k with 5% tolerance.
For a mid-level input configuration, the pin should be left floating and not
connected to VDD or ground.
SMBCLK
L5
I
Clock pin of SMBus interface. Typically pulled up to 3.3-V VDD using external
pullup resistor. The recommended pullup resistor value is > 8.5k.
SMBDAT
L4
I / O
Data pin of SMBus interface. Typically pulled up to 3.3-V VDD using external
pullup resistor. The recommended pullup resistor value is > 8.5k.
SUPPLY VOLTAGE AND GROUND
GND
DAP
G
Ground. Connect ground pad to system ground.
VDD
B2, B6, B11, L2,
L11
P
Power supply input for LP-HCSL clock output channels. Connect to 3.3-V power
supply rail with decoupling capacitor to GND. Place a 0.1-µF capacitor close to
each supply pin between power supply and ground.
VDD_A
H2
P
Power supply input for differential input clock. Connect to 3.3-V power supply rail
with decoupling capacitor to GND. Place a 0.1-µF capacitor close to pin.
NO CONNECT
NC
B3, B5, B7, B9,
C2, D2, D11, F2,
F11, G2, G11, J2,
J11, K2, L3, L6,
L7, L9,
Do not connect to GND or VDD.
The “#” symbol at the end of a pin name indicates that the active state occurs when the signal is at a low voltage
level. When “#” is not present, the signal is active high.
The definitions below define the I/O type for each pin.
I = Input
O = Output
I / O = Input / Output
PU / PD = Internal 120-kΩ Pullup / Pulldown network biasing to VDD/2
PD = Internal 120-kΩ Pulldown
S = Hardware Configuration Pin
P = Power Supply
G = Ground




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33 


Datasheet Download




Enlace URL

¿ALLDATASHEET es útil para Ud.?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl