Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼
Nombre de pieza
         Descripción


DAC53401_V01 Datasheet(Hoja de datos) 14 Page - Texas Instruments

No. de Pieza. DAC53401_V01
Descripción  DACx3401 10-Bit and 8-Bit, Voltage-Output Digital-to-Analog Converters With Nonvolatile Memory and PMBus™ Compatible I2C Interface in Tiny 2 × 2 WSON
Descarga  43 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo 

 14 page
background image
No power-on reset
Power-on reset
0.7 V
Undefined
0 V
1.65 V
1.71 V
5.5 V
VDD (V)
Spe cified supply
voltage range
14
DAC53401, DAC43401
SLASES7 – JULY 2019
www.ti.com
Product Folder Links: DAC53401 DAC43401
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
8.3.5 Power-on-Reset (POR)
The DACx3401 family of devices includes a power-on reset (POR) function that controls the output voltage at
power up. After the VDD supply has been established, a POR event is issued. The POR causes all registers to
initialize to default values, and communication with the device is valid only after a 30-ms, POR delay. The default
value for all the registers in the DACx3401 is loaded from NVM as soon as the POR event is issued.
When the device powers up, a POR circuit sets the device to the default mode. The POR circuit requires specific
VDD levels, as indicated in Figure 2, in order to make sure that the internal capacitors discharge and reset the
device on power up. To make sure that a POR occurs, VDD must be less than 0.7 V for at least 1 ms. When VDD
drops to less than 1.65 V, but remains greater than 0.7 V (shown as the undefined region), the device may or
may not reset under all specified temperature and power-supply conditions. In this case, initiate a POR. When
VDD remains greater than 1.65 V, a POR does not occur.
Figure 2. Threshold Levels for VDD POR Circuit
8.3.6 Software Reset
To initiate a device software reset event, write the reserved code 1010 to the SW_RESET (address D3h). A
software reset initiates a POR event.
8.3.7 Device Lock Feature
The DACx3401 implement a device lock feature that prevents an accidental or unintended write to the DAC
registers. The device locks all the registers when the DEVICE_LOCK bit (address D1h) is set to 1. To reset this
bit to 0 (unclock the device), write 0101 to the DEVICE_UNLOCK_CODE bits (address D3h).




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43 


Datasheet Download




Enlace URL

¿ALLDATASHEET es útil para Ud.?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl