Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼
Nombre de pieza
         Descripción


DLPC900_V01 Datasheet(Hoja de datos) 66 Page - Texas Instruments

No. de Pieza. DLPC900_V01
Descripción  DLPC900 Digital Controller for Advanced Light Control
Descarga  83 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo 

 66 page
background image
FB
K
M
L
A
25
24
26
23
22
N
ASIC Pad
PCB Pad
Signal VIA
P
R
MOSC
MOSCN
PLLD_
VAS
PLLD_
VAD
PLLM1_
VDD
PLLM1_
VAS
PLLM1_
VAD
PLLD_
VSS
PLLD_
VDD
PLLM1_
VSS
PLLM2_
VSS
PLLM2_
VDD
PLLS_
VAD
PLLS_
VAS
PLLM2_
VAD
PLLM2_
VAS
MOSC Crystal
Oscillator
FB
FB
FB
FB
FB
FB
Local
Decoupling for
PLL Supplies
(view from top
of board)
VIA to Common Analog /
Digital Board Ground Plane
VIA to Common Analog /
Digital Board Power Plane
66
DLPC900
DLPS037D – OCTOBER 2014 – REVISED MARCH 2019
www.ti.com
Product Folder Links: DLPC900
Submit Documentation Feedback
Copyright © 2014–2019, Texas Instruments Incorporated
Layout Guidelines (continued)
Figure 39. High Frequency Decoupling
High-frequency decoupling is required for 1.15-V and 1.8-V PLL supplies and should be provided as close as
possible to each of the PLL supply package pins as shown in Figure 39. Placing decoupling capacitors under the
package on the opposite side of the board is recommended. High-quality, low-ESR, monolithic, surface-mount
capacitors should be used. Typically, 0.1 µF for each PLL supply should be sufficient. The length of a connecting
trace increases the parasitic inductance of the mounting, and thus, where possible, there should be no trace,
allowing the via to butt up against the land. Additionally, the connecting trace should be made as wide as
possible. Further improvement can be made by placing vias to the side of the capacitor lands or doubling the
number of vias.
The location of bulk decoupling depends on the system design.
10.1.3 PCB Layout Guidelines for Quality Video Performance
One of the most important factors to gain good performance is designing the PCB with the highest quality signal
integrity possible. Here are a few recommendations:
1. Minimize the trace lengths between the video digital receiver and the DLPC900 port inputs.
2. Analog power should not be shared with the digital power directly.
3. Try to keep the trace lengths of the RGB as equal as possible.
4. Impedance matching between the digital receiver and the DLPC900 is important.




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83 


Datasheet Download




Enlace URL

¿ALLDATASHEET es útil para Ud.?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl