Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD9445-BB-PCB Datasheet(PDF) 9 Page - Analog Devices

No. de pieza AD9445-BB-PCB
Descripción Electrónicos  14-Bit, 105/125 MSPS, IF Sampling ADC
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD9445-BB-PCB Datasheet(HTML) 9 Page - Analog Devices

Back Button AD9445-BB-PCB Datasheet HTML 5Page - Analog Devices AD9445-BB-PCB Datasheet HTML 6Page - Analog Devices AD9445-BB-PCB Datasheet HTML 7Page - Analog Devices AD9445-BB-PCB Datasheet HTML 8Page - Analog Devices AD9445-BB-PCB Datasheet HTML 9Page - Analog Devices AD9445-BB-PCB Datasheet HTML 10Page - Analog Devices AD9445-BB-PCB Datasheet HTML 11Page - Analog Devices AD9445-BB-PCB Datasheet HTML 12Page - Analog Devices AD9445-BB-PCB Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 40 page
background image
AD9445
Rev. 0 | Page 9 of 40
TERMINOLOGY
Analog Bandwidth (Full Power Bandwidth)
Minimum Conversion Rate
The clock rate at which the SNR of the lowest analog signal
frequency drops by no more than 3 dB below the guaranteed
limit.
The analog input frequency at which the spectral power of the
fundamental frequency (as determined by the FFT analysis) is
reduced by 3 dB.
Aperture Delay (tA)
Offset Error
The major carry transition should occur for an analog value of
½ LSB below VIN+ = VIN−. Offset error is defined as the
deviation of the actual transition from that point.
The delay between the 50% point of the rising edge of the clock
and the instant at which the analog input is sampled.
Aperture Uncertainty (Jitter, tJ)
Out-of-Range Recovery Time
The sample-to-sample variation in aperture delay.
The time it takes for the ADC to reacquire the analog input
after a transition from 10% above positive full scale to 10%
above negative full scale, or from 10% below negative full scale
to 10% below positive full scale.
Clock Pulse Width and Duty Cycle
Pulse width high is the minimum amount of time that the
clock pulse should be left in the Logic 1 state to achieve rated
performance. Pulse width low is the minimum time the clock
pulse should be left in the low state. At a given clock rate, these
specifications define an acceptable clock duty cycle.
Output Propagation Delay (tPD)
The delay between the clock rising edge and the time when all
bits are within valid logic levels.
Differential Nonlinearity (DNL, No Missing Codes)
Power-Supply Rejection Ratio
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Guaranteed
no missing codes to 14-bit resolution indicates that all 16,384
codes must be present over all operating ranges.
The change in full scale from the value with the supply at the
minimum limit to the value with the supply at the maximum
limit.
Signal-to-Noise and Distortion (SINAD)
Effective Number of Bits (ENOB)
The ratio of the rms input signal amplitude to the rms value of
the sum of all other spectral components below the Nyquist
frequency, including harmonics but excluding dc.
The effective number of bits for a sine wave input at a given
input frequency can be calculated directly from its measured
SINAD using the following formula:
()
6.02
1.76
= SINAD
ENOB
Signal-to-Noise Ratio (SNR)
The ratio of the rms input signal amplitude to the rms value of
the sum of all other spectral components below the Nyquist
frequency, excluding the first six harmonics and dc.
Gain Error
The first code transition should occur at an analog value of
½ LSB above negative full scale. The last transition should occur
at an analog value of 1½ LSB below the positive full scale. Gain
error is the deviation of the actual difference between first and
last code transitions and the ideal difference between first and
last code transitions.
Spurious-Free Dynamic Range (SFDR)
The ratio of the rms signal amplitude to the rms value of the
peak spurious spectral component. The peak spurious component
may be a harmonic. SFDR can be reported in dBc (that is, degrades
as signal level is lowered) or dBFS (always related back to converter
full scale).
Integral Nonlinearity (INL)
The deviation of each individual code from a line drawn from
negative full scale through positive full scale. The point used as
negative full scale occurs ½ LSB before the first code transition.
Positive full scale is defined as a level 1½ LSB beyond the last
code transition. The deviation is measured from the middle of
each particular code to the true straight line.
Temperature Drift
The temperature drift for offset error and gain error specifies
the maximum change from the initial (25°C) value to the value
at TMIN or TMAX.
Total Harmonic Distortion (THD)
The ratio of the rms input signal amplitude to the rms value of
the sum of the first six harmonic components.
Maximum Conversion Rate
The clock rate at which parametric testing is performed.
Two-Tone SFDR
The ratio of the rms value of either input tone to the rms value
of the peak spurious component. The peak spurious component
may or may not be an IMD product.


Número de pieza similar - AD9445-BB-PCB

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD9445-BB-LVDS/PCB AD-AD9445-BB-LVDS/PCB Datasheet
797Kb / 41P
   14-Bit, 105/125 MSPS, IF Sampling ADC
AD9445-BB-LVDSPCB AD-AD9445-BB-LVDSPCB Datasheet
902Kb / 28P
   High Speed ADC USB FIFO Evaluation Kit
REV. 0
More results

Descripción similar - AD9445-BB-PCB

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD9445 AD-AD9445_15 Datasheet
972Kb / 40P
   14-Bit, 105/125 MSPS, IF Sampling ADC
REV. 0
AD9445 AD-AD9445_17 Datasheet
797Kb / 41P
   14-Bit, 105/125 MSPS, IF Sampling ADC
AD9433 AD-AD9433_15 Datasheet
525Kb / 20P
   12-Bit, 105 MSPS/125 MSPS, IF Sampling ADC
REV. A
AD9433BSVZ-125 AD-AD9433BSVZ-125 Datasheet
525Kb / 20P
   12-Bit, 105 MSPS/125 MSPS, IF Sampling ADC
REV. A
AD9433BSQZ-125 AD-AD9433BSQZ-125 Datasheet
525Kb / 20P
   12-Bit, 105 MSPS/125 MSPS, IF Sampling ADC
REV. A
AD9433 AD-AD9433 Datasheet
1,001Kb / 24P
   12-Bit, 105 MSPS/125 MSPS IF Sampling A/D Converter
REV. 0
AD9255BCPZRL7-80 AD-AD9255BCPZRL7-80 Datasheet
1Mb / 44P
   14-Bit, 125 MSPS/105 MSPS/80 MSPS
REV. C
AD9253 AD-AD9253 Datasheet
1Mb / 40P
   Quad, 14-Bit, 80 MSPS/105 MSPS/125 MSPS
REV. 0
AD9461 AD-AD9461_17 Datasheet
703Kb / 29P
   16-Bit, 130 MSPS IF Sampling ADC
AD9461 AD-AD9461 Datasheet
820Kb / 28P
   16-Bit, 130 MSPS IF Sampling ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com