3 / 10 page
STK16C88
February 2002
5-67
SRAM READ CYCLES #1 & #2
(VCC = 5.0V ± 10%)
Note f:
W must be high during SRAM READ cycles and low during SRAM WRITE cycles.
Note g:
I/O state assumes E, G < VIL and W > VIH; device is continuously selected.
Note h:
Measured + 200mV from steady state output voltage.
SRAM READ CYCLE #1: Address Controlledf, g
SRAM READ CYCLE #2: E Controlledf
NO.
SYMBOLS
PARAMETER
STK16C88-25
STK16C88-35
STK16C88-45
UNITS
#1, #2
Alt.
MIN
MAX
MIN
MAX
MIN
MAX
1tELQV
tACS
Chip Enable Access Time
25
35
45
ns
2tAVAV
f
tRC
Read Cycle Time
25
35
45
ns
3tAVQV
g
tAA
Address Access Time
25
35
45
ns
4tGLQV
tOE
Output Enable to Data Valid
10
15
20
ns
5tAXQX
g
tOH
Output Hold after Address Change
5
5
5
ns
6tELQX
tLZ
Chip Enable to Output Active
5
5
5
ns
7tEHQZ
h
tHZ
Chip Disable to Output Inactive
10
13
15
ns
8tGLQX
tOLZ
Output Enable to Output Active
0
0
0
ns
9tGHQZ
h
tOHZ
Output Disable to Output Inactive
10
13
15
ns
10
tELICCH
e
tPA
Chip Enable to Power Active
0
0
0
ns
11
tEHICCL
d, e
tPS
Chip Disable to Power Standby
25
35
45
ns
DATA VALID
5
tAXQX
3
tAVQV
DQ (DATA OUT)
ADDRESS
2
tAVAV
STANDBY
DATA VALID
DQ (DATA OUT)
E
ADDRESS
2
tAVAV
G
ICC
ACTIVE
1
tELQV
11
tEHICCL
7
tEHQZ
9
tGHQZ
6
tELQX
8
tGLQX
4
tGLQV
10
tELICCH