Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AMD-X5-133SDW Datasheet(PDF) 5 Page - Advanced Micro Devices

No. de pieza AMD-X5-133SDW
Descripción Electrónicos  Am5X86??Microprocessor Family
Download  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AMD [Advanced Micro Devices]
Página de inicio  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-X5-133SDW Datasheet(HTML) 5 Page - Advanced Micro Devices

  AMD-X5-133SDW Datasheet HTML 1Page - Advanced Micro Devices AMD-X5-133SDW Datasheet HTML 2Page - Advanced Micro Devices AMD-X5-133SDW Datasheet HTML 3Page - Advanced Micro Devices AMD-X5-133SDW Datasheet HTML 4Page - Advanced Micro Devices AMD-X5-133SDW Datasheet HTML 5Page - Advanced Micro Devices AMD-X5-133SDW Datasheet HTML 6Page - Advanced Micro Devices AMD-X5-133SDW Datasheet HTML 7Page - Advanced Micro Devices AMD-X5-133SDW Datasheet HTML 8Page - Advanced Micro Devices AMD-X5-133SDW Datasheet HTML 9Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 67 page
background image
AMD
PRELIMINARY
Am5X86 Microprocessor
5
4.8.9 BOFF During Write-Back ..................................................................................................... 32
4.8.10 Snooping Characteristics During a Cache Line Fill ........................................................... 32
4.8.11 Snooping Characteristics During a Copy-Back ................................................................. 32
4.9 Cache Invalidation and Flushing in Write-Back mode .................................................................. 33
4.9.1 Cache Invalidation through Software .................................................................................. 33
4.9.2 Cache Invalidation through Hardware ................................................................................. 33
4.9.3 Snooping During Cache Flushing ........................................................................................ 34
4.10 Burst Write .................................................................................................................................. 34
4.10.1 Locked Accesses .............................................................................................................. 35
4.10.2 Serialization ....................................................................................................................... 35
4.10.3 PLOCK Operation in Write-Through mode ........................................................................ 36
5
Clock Control ...................................................................................................................................... 36
5.1 Clock Generation .......................................................................................................................... 36
5.2 Stop Clock ..................................................................................................................................... 36
5.2.1 External Interrupts in Order of Priority ................................................................................. 36
5.3 Stop Grant Bus Cycle ................................................................................................................... 36
5.4 Pin State during Stop Grant .......................................................................................................... 37
5.5 Clock Control State Diagram ........................................................................................................ 37
5.5.1 Normal State ........................................................................................................................ 37
5.5.2 Stop Grant State .................................................................................................................. 37
5.5.3 Stop Clock State .................................................................................................................. 39
5.5.4 Auto Halt Power Down State ............................................................................................... 39
5.5.5 Stop Clock Snoop State (Cache Invalidations) .................................................................... 39
5.5.6 Cache Flush State ............................................................................................................... 39
6
SRESET Function ............................................................................................................................... 39
7
System Management mode ................................................................................................................ 39
7.1 Overview ....................................................................................................................................... 39
7.2 Terminology .................................................................................................................................. 40
7.3 System Management Interrupt Processing ................................................................................... 40
7.3.1 System Management Interrupt Processing ......................................................................... 41
7.3.2 SMI Active (SMIACT) .......................................................................................................... 41
7.3.3 SMRAM ............................................................................................................................... 42
7.3.4 SMRAM State Save Map .................................................................................................... 43
7.4 Entering System Management mode ............................................................................................ 44
7.5 Exiting System Management mode .............................................................................................. 44
7.6 Processor Environment ................................................................................................................. 44
7.7 Executing System Management mode Handler ............................................................................ 45
7.7.1 Exceptions and Interrupts with System Management mode ............................................... 46
7.7.2 SMM Revisions Identifier ..................................................................................................... 46
7.7.3 Auto HALT Restart .............................................................................................................. 47
7.7.4 I/O Trap Restart ................................................................................................................... 47
7.7.5 I/O Trap Word ...................................................................................................................... 47
7.7.6 SMM Base Relocation ......................................................................................................... 48
7.8 SMM System Design Considerations ........................................................................................... 48
7.8.1 SMRAM Interface ................................................................................................................ 48
7.8.2 Cache Flushes .................................................................................................................... 49
7.8.3 A20M Pin ............................................................................................................................. 49
7.8.4 CPU Reset during SMM ...................................................................................................... 52
7.8.5 SMM and Second Level Write Buffers ................................................................................ 52
7.8.6 Nested SMI and I/O Restart ................................................................................................ 52
7.9 SMM Software Considerations ..................................................................................................... 52
7.9.1 SMM Code Considerations ................................................................................................. 52
7.9.2 Exception Handling ............................................................................................................. 52
7.9.3 Halt during SMM .................................................................................................................. 53
7.9.4 Relocating SMRAM to an Address above 1 Mbyte ............................................................. 53


Número de pieza similar - AMD-X5-133SDW

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Delta Electronics, Inc.
AMD-12V030WXYA DELTA-AMD-12V030WXYA Datasheet
313Kb / 5P
   30Watts Output Power
AMD-24V060WXYA DELTA-AMD-24V060WXYA Datasheet
881Kb / 5P
   60Watts Output Power
AMD-24V080WXYA DELTA-AMD-24V080WXYA Datasheet
315Kb / 5P
   80Watts Output Power
logo
PAIRUI GROUP INC.
AMD-3 PAIRUI-AMD-3 Datasheet
485Kb / 4P
   AC-DC Converter
AMD-4 PAIRUI-AMD-4 Datasheet
485Kb / 4P
   AC-DC Converter
More results

Descripción similar - AMD-X5-133SDW

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Freescale Semiconductor...
MC9S12XD FREESCALE-MC9S12XD Datasheet
1Mb / 28P
   16-BIT MICROPROCESSOR FAMILY
MCF5275 FREESCALE-MCF5275 Datasheet
1Mb / 44P
   Integrated Microprocessor Family Hardware Specification
logo
Motorola, Inc
MCF5275 MOTOROLA-MCF5275 Datasheet
910Kb / 76P
   MCF5275 Integrated Microprocessor Family Hardware Specification
logo
Freescale Semiconductor...
MCF5274CVM166 FREESCALE-MCF5274CVM166 Datasheet
601Kb / 44P
   MCF5275 Integrated Microprocessor Family Hardware Specification
logo
California Micro Device...
G65SC816 CALMIRCO-G65SC816 Datasheet
115Kb / 2P
   CMOS 8/16-BIT MICROPROCESSOR FAMILY
logo
NXP Semiconductors
MCF5275EC NXP-MCF5275EC Datasheet
1Mb / 44P
   MCF5275 Integrated Microprocessor Family Hardware Specification
Rev. 4, 02/2009
logo
Advanced Micro Devices
80186 AMD-80186 Datasheet
3Mb / 56P
   High Integration 16-Bit Microprocessor iAPX86 Family
logo
ATMEL Corporation
TSPC603R ATMEL-TSPC603R Datasheet
587Kb / 58P
   PowerPC 603e RISC Microprocessor Family PID7t-603e
logo
Renesas Technology Corp
R9A07G044L28GBG RENESAS-R9A07G044L28GBG Datasheet
531Kb / 22P
   Renesas Microprocessor RZ Family / RZ/G Series
Rev.1.10 Aug. 2022
logo
NXP Semiconductors
MPC604E9QEC NXP-MPC604E9QEC Datasheet
570Kb / 29P
   PowerPCTM RISC Microprocessor Family: PID9q-604e Hardware SpeciÞcations
3/98
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com