Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

GS820H32AQ-5I Datasheet(PDF) 1 Page - GSI Technology

No. de pieza GS820H32AQ-5I
Descripción Electrónicos  64K x 32 2M Synchronous Burst SRAM
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  GSI [GSI Technology]
Página de inicio  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS820H32AQ-5I Datasheet(HTML) 1 Page - GSI Technology

  GS820H32AQ-5I Datasheet HTML 1Page - GSI Technology GS820H32AQ-5I Datasheet HTML 2Page - GSI Technology GS820H32AQ-5I Datasheet HTML 3Page - GSI Technology GS820H32AQ-5I Datasheet HTML 4Page - GSI Technology GS820H32AQ-5I Datasheet HTML 5Page - GSI Technology GS820H32AQ-5I Datasheet HTML 6Page - GSI Technology GS820H32AQ-5I Datasheet HTML 7Page - GSI Technology GS820H32AQ-5I Datasheet HTML 8Page - GSI Technology GS820H32AQ-5I Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 23 page
background image
Rev: 1.04 3/2000
1/23
© 2000, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
E
GS820H32AT/Q-150/138/133/117/100/66
64K x 32
2M Synchronous Burst SRAM
150Mhz - 66Mhz
9ns - 18ns
3.3V VDD
3.3V & 2.5V I/O
TQFP, QFP
Commercial Temp
Industrial Temp
Features
• FT pin for user configurable flow through or pipelined operation.
• Single Cycle Deselect (SCD) Operation.
• High Output Drive current.
• 3.3V +10%/-5% Core power supply
• 2.5V or 3.3V I/O supply.
• LBO pin for linear or interleaved burst mode.
• Internal input resistors on mode pins allow floating mode pins.
• Default to Interleaved Pipelined Mode.
• Byte write (BW) and/or global write (GW) operation.
• Common data inputs and data outputs.
• Clock Control, registered, address, data, and control.
• Internal Self-Timed Write cycle.
• Automatic power-down for portable applications.
• JEDEC standard 100-lead TQFP or QFP package.
Functional Description
Applications
The GS820H32A is a 2,097,152 bit high performance synchronous
SRAM with a 2 bit burst address counter. Although of a type originally
developed for Level 2 Cache applications supporting high
performance CPU’s, the device now finds application in synchronous
SRAM applications ranging from DSP main store to networking chip
set support.
Controls
Addresses, data I/O’s, chip enables (E1, E2, E3), address burst control
inputs (ADSP, ADSC, ADV) and write control inputs (Bx, BW, GW) are
synchronous and are controlled by a positive edge triggered clock
input (CK). Output enable (G) and power down control (ZZ) are
asynchronous inputs. Burst cycles can be initiated with either ADSP
or ADSC inputs. In Burst mode, subsequent burst addresses are
generated internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or interleave order
with the Linear Burst Order (LBO) input. The Burst function need not
be used. New addresses can be loaded on every cycle with no
degradation of chip performance.
Flow Through / Pipeline Reads
The function of the Data Output register can be controlled by the user
via the FT mode pin/bump (Pin 14 in the TQFP, bump 1F in the FP-
BGA). Holding the FT mode pin/bump low, places the RAM in Flow
through mode, causing output data to bypass the Data Output
Register. Holding FT high places the RAM in Pipelined Mode,
activating the rising edge triggered Data Output Register.
Pipelined Reads
The GS820H32A is an SCD (Single Cycle Deselect) pipelined
synchronous SRAM. DCD (Dual Cycle Deselect) versions are also
available. SCD SRAMs pipeline deselect commands one stage less
than read commands. SCD RAMs begin turning off their outputs
immediately after the deselect command has been captured in the
input registers.
Byte Write and Global Write
Byte write operation is performed by using byte write enable (BW)
input combined with one or more individual byte write signals (Bx). In
addition, Global Write (GW) is available for writing all bytes at one
time, regardless of the Byte Write control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion (High) of
the ZZ signal, or by stopping the clock (CK). Memory data is retained
during Sleep mode.
Core and Interface Voltages
The GS820H32A operates on a 3.3V power supply and all inputs/
outputs are 3.3V and 2.5V compatible. Separate output power (VDDQ)
pins are used to de-couple output noise from the internal circuit.
-150
-138
-133
-117
-100
-66
Pipeline
3-1-1-1
tCycle
tKQ
IDD
6.6ns
3.8ns
270mA
7.25ns
4ns
245mA
7.5ns
4ns
240mA
8.5ns
4.5
210mA
10ns
5ns
180mA
12.5ns
6ns
150mA
Flow
Through
2-1-1-1
tCycle
tKQ
IDD
10.5ns
9ns
170mA
15ns
9.7ns
120mA
15ns
10ns
120mA
15ns
11ns
120mA
15ns
12ns
120mA
20ns
18ns
95mA


Número de pieza similar - GS820H32AQ-5I

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
GSI Technology
GS820H32Q-133 GSI-GS820H32Q-133 Datasheet
344Kb / 23P
   64K x 32 2M Synchronous Burst SRAM
GS820H32Q-133I GSI-GS820H32Q-133I Datasheet
344Kb / 23P
   64K x 32 2M Synchronous Burst SRAM
GS820H32Q-138 GSI-GS820H32Q-138 Datasheet
344Kb / 23P
   64K x 32 2M Synchronous Burst SRAM
GS820H32Q-138I GSI-GS820H32Q-138I Datasheet
344Kb / 23P
   64K x 32 2M Synchronous Burst SRAM
GS820H32Q-150 GSI-GS820H32Q-150 Datasheet
344Kb / 23P
   64K x 32 2M Synchronous Burst SRAM
More results

Descripción similar - GS820H32AQ-5I

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
List of Unclassifed Man...
GS82032T ETC1-GS82032T Datasheet
760Kb / 23P
   64K x 32 2M Synchronous Burst SRAM
logo
GSI Technology
GS820H32T GSI-GS820H32T Datasheet
344Kb / 23P
   64K x 32 2M Synchronous Burst SRAM
GS82032 GSI-GS82032 Datasheet
677Kb / 23P
   64K x 32 2M Synchronous Burst SRAM
GS82032AT GSI-GS82032AT Datasheet
577Kb / 22P
   64K x 32 2Mb Synchronous Burst SRAM
GS820E32AT GSI-GS820E32AT Datasheet
547Kb / 21P
   64K x 32 2Mb Synchronous Burst SRAM
logo
List of Unclassifed Man...
UT6164C32 ETC-UT6164C32 Datasheet
224Kb / 15P
   64K X 32 SYNCHRONOUS PIPELINED BURST CMOS SRAM
logo
Alliance Semiconductor ...
AS7C3364PFD32B ALSC-AS7C3364PFD32B Datasheet
549Kb / 19P
   3.3V 64K X 32/36 pipeline burst synchronous SRAM
AS7C3364PFS36A ALSC-AS7C3364PFS36A Datasheet
235Kb / 11P
   3.3V 64K X 32/36 pipeline burst synchronous SRAM
AS7C3364PFS32B ALSC-AS7C3364PFS32B Datasheet
548Kb / 19P
   3.3V 64K X 32/36 pipeline burst synchronous SRAM
logo
Cypress Semiconductor
CY7C1297A CYPRESS-CY7C1297A Datasheet
162Kb / 13P
   64K X 18 Synchronous Burst SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com