Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

GS8322V36B-133 Datasheet(PDF) 1 Page - GSI Technology

No. de pieza GS8322V36B-133
Descripción Electrónicos  2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
Download  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  GSI [GSI Technology]
Página de inicio  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8322V36B-133 Datasheet(HTML) 1 Page - GSI Technology

  GS8322V36B-133 Datasheet HTML 1Page - GSI Technology GS8322V36B-133 Datasheet HTML 2Page - GSI Technology GS8322V36B-133 Datasheet HTML 3Page - GSI Technology GS8322V36B-133 Datasheet HTML 4Page - GSI Technology GS8322V36B-133 Datasheet HTML 5Page - GSI Technology GS8322V36B-133 Datasheet HTML 6Page - GSI Technology GS8322V36B-133 Datasheet HTML 7Page - GSI Technology GS8322V36B-133 Datasheet HTML 8Page - GSI Technology GS8322V36B-133 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 42 page
background image
Preliminary
GS8322V18(B/E)/GS8322V36(B/E)/GS8322V72(C)
2M x 18, 1M x 36, 512K x 72
36Mb S/DCD Sync Burst SRAMs
250 MHz–133 MHz
1.8 V VDD
1.8 V I/O
119-, 165-, & 209-Pin BGA
Commercial Temp
Industrial Temp
Rev: 1.04 4/2005
1/42
© 2003, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• FT pin for user-configurable flow through or pipeline operation
• Single/Dual Cycle Deselect selectable
• IEEE 1149.1 JTAG-compatible Boundary Scan
• ZQ mode pin for user-selectable high/low output drive
• 1.8 V +10%/–10% core power supply
• 1.8 V +10%/–10% core power supply
• 1.8 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to SCD x18/x36 Interleaved Pipeline mode
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 119-, 165-, and 209-bump BGA package
• Pb-Free packages available
Functional Description
Applications
The GS8322V18/36/72 is a
37,748,736-bit high performance
synchronous SRAM with a 2-bit burst address counter. Although
of a type originally developed for Level 2 Cache applications
supporting high performance CPUs, the device now finds
application in synchronous SRAM applications, ranging from
DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control
inputs (ADSP, ADSC, ADV), and write control inputs (Bx, BW,
GW) are synchronous and are controlled by a positive-edge-
triggered clock input (CK). Output enable (G) and power down
control (ZZ) are asynchronous inputs. Burst cycles can be initiated
with either ADSP or ADSC inputs. In Burst mode, subsequent
burst addresses are generated internally and are controlled by
ADV. The burst address counter may be configured to count in
either linear or interleave order with the Linear Burst Order (LBO)
input. The Burst function need not be used. New addresses can be
loaded on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by the
user via the FT mode . Holding the FT mode pin low places the
RAM in Flow Through mode, causing output data to bypass the
Data Output Register. Holding FT high places the RAM in
Pipeline mode, activating the rising-edge-triggered Data Output
Register.
SCD and DCD Pipelined Reads
The GS8322V18/36/72 is a SCD (Single Cycle Deselect) and
DCD (Dual Cycle Deselect) pipelined synchronous SRAM. DCD
SRAMs pipeline disable commands to the same degree as read
commands. SCD SRAMs pipeline deselect commands one stage
less than read commands. SCD RAMs begin turning off their
outputs immediately after the deselect command has been
captured in the input registers. DCD RAMs hold the deselect
command for one full cycle and then begin turning off their
outputs just after the second rising edge of clock. The user may
configure this SRAM for either mode of operation using the SCD
mode input.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write control
inputs.
FLXDrive™
The ZQ pin allows selection between high drive strength (ZQ low)
for multi-drop bus applications and normal drive strength (ZQ
floating or high) point-to-point applications. See the Output Driver
Characteristics chart for details.
Parameter Synopsis
-250 -225 -200 -166 -150 -133 Unit
Pipeline
3-1-1-1
tKQ(x18/x36)
tKQ(x72)
tCycle
2.5
3.0
4.0
2.7
3.0
4.4
3.0
3.0
5.0
3.5
3.5
6.0
3.8
3.8
6.7
4.0
4.0
7.5
ns
ns
ns
Curr (x18)
Curr (x36)
Curr (x72)
285
350
440
265
320
410
245
295
370
220
260
320
210
240
300
185
215
265
mA
mA
mA
Flow
Through
2-1-1-1
tKQ
tCycle
6.5
6.5
7.0
7.0
7.5
7.5
8.0
8.0
8.5
8.5
8.5
8.5
ns
ns
Curr (x18)
Curr (x36)
Curr (x72)
205
235
315
195
225
295
185
210
265
175
200
255
165
190
240
155
175
230
mA
mA
mA


Número de pieza similar - GS8322V36B-133

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
List of Unclassifed Man...
GS832218 ETC1-GS832218 Datasheet
1Mb / 41P
   2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
GS832218B ETC1-GS832218B Datasheet
1Mb / 41P
   2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
GS832218B-133 ETC1-GS832218B-133 Datasheet
1Mb / 41P
   2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
GS832218B-133I ETC1-GS832218B-133I Datasheet
1Mb / 41P
   2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
GS832218B-150 ETC1-GS832218B-150 Datasheet
1Mb / 41P
   2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
More results

Descripción similar - GS8322V36B-133

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
List of Unclassifed Man...
GS832218 ETC1-GS832218 Datasheet
1Mb / 41P
   2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
logo
GSI Technology
GS832418B GSI-GS832418B Datasheet
1Mb / 46P
   2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
GS8324Z18B GSI-GS8324Z18B Datasheet
1Mb / 46P
   2M x 18, 1M x 36, 512K x 72 36Mb Sync NBT SRAMs
GS864418 GSI-GS864418 Datasheet
850Kb / 41P
   4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS8644V18B GSI-GS8644V18B Datasheet
1Mb / 40P
   4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS864236GB-250I GSI-GS864236GB-250I Datasheet
574Kb / 37P
   4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS864218B-V GSI-GS864218B-V Datasheet
1Mb / 35P
   4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS816218 GSI-GS816218 Datasheet
618Kb / 31P
   1M x 18, 512K x 36 18Mb S/DCD Sync Burst SRAMs
GS832118E GSI-GS832118E Datasheet
1,004Kb / 32P
   2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
GS832018 GSI-GS832018 Datasheet
669Kb / 25P
   2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com