Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

GS8662Q36E-200I Datasheet(PDF) 10 Page - GSI Technology

No. de pieza GS8662Q36E-200I
Descripción Electrónicos  72Mb SigmaQuad-II Burst of 2 SRAM
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  GSI [GSI Technology]
Página de inicio  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8662Q36E-200I Datasheet(HTML) 10 Page - GSI Technology

Back Button GS8662Q36E-200I Datasheet HTML 6Page - GSI Technology GS8662Q36E-200I Datasheet HTML 7Page - GSI Technology GS8662Q36E-200I Datasheet HTML 8Page - GSI Technology GS8662Q36E-200I Datasheet HTML 9Page - GSI Technology GS8662Q36E-200I Datasheet HTML 10Page - GSI Technology GS8662Q36E-200I Datasheet HTML 11Page - GSI Technology GS8662Q36E-200I Datasheet HTML 12Page - GSI Technology GS8662Q36E-200I Datasheet HTML 13Page - GSI Technology GS8662Q36E-200I Datasheet HTML 14Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 35 page
background image
Preliminary
GS8662Q08/09/18/36E-300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
10/35
© 2005, GSI Technology
Special Functions
Byte Write and Nybble Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 2 beat data transfer. The x18
version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Nybble Write (4-bit) control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, “Nybble
Write Enable” and “NBx” may be substituted in all the discussion above.
Example x18 RAM Write Sequence using Byte Write Enables
Data In Sample
Time
BW0
BW1
D0–D8
D9–D17
Beat 1
0
1
Data In
Don’t Care
Beat 2
1
0
Don’t Care
Data In
Resulting Write Operation
Byte 1
D0–D8
Byte 2
D9–D17
Byte 3
D0–D8
Byte 4
D9–D17
Written
Unchanged
Unchanged
Written
Beat 1
Beat 2
Output Register Control
SigmaQuad-II SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output
Register Clock inputs, C and C. The Output Register Clock inputs can be used to make small phase adjustments in the firing of the
output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of the K
and K clocks. If the C and C clock inputs are tied high, the RAM reverts to K and K control of the outputs, allowing the RAM to
function as a conventional pipelined read SRAM.


Número de pieza similar - GS8662Q36E-200I

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
GSI Technology
GS8662Q36BGD-300I GSI-GS8662Q36BGD-300I Datasheet
677Kb / 34P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
More results

Descripción similar - GS8662Q36E-200I

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
GSI Technology
GS8662Q19BGD-250I GSI-GS8662Q19BGD-250I Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662QT37BGD-333 GSI-GS8662QT37BGD-333 Datasheet
501Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662QT37BGD-250I GSI-GS8662QT37BGD-250I Datasheet
501Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q07BGD-250I GSI-GS8662Q07BGD-250I Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q07BGD-333I GSI-GS8662Q07BGD-333I Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q37BD-333 GSI-GS8662Q37BD-333 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q19BD-357 GSI-GS8662Q19BD-357 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q10BGD-200 GSI-GS8662Q10BGD-200 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q07BD-357 GSI-GS8662Q07BD-357 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q10BGD-250 GSI-GS8662Q10BGD-250 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com