Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

GS8662T36E-250I Datasheet(PDF) 7 Page - GSI Technology

No. de pieza GS8662T36E-250I
Descripción Electrónicos  72Mb SigmaCIO DDR-II Burst of 2 SRAM
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  GSI [GSI Technology]
Página de inicio  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8662T36E-250I Datasheet(HTML) 7 Page - GSI Technology

Back Button GS8662T36E-250I Datasheet HTML 3Page - GSI Technology GS8662T36E-250I Datasheet HTML 4Page - GSI Technology GS8662T36E-250I Datasheet HTML 5Page - GSI Technology GS8662T36E-250I Datasheet HTML 6Page - GSI Technology GS8662T36E-250I Datasheet HTML 7Page - GSI Technology GS8662T36E-250I Datasheet HTML 8Page - GSI Technology GS8662T36E-250I Datasheet HTML 9Page - GSI Technology GS8662T36E-250I Datasheet HTML 10Page - GSI Technology GS8662T36E-250I Datasheet HTML 11Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 37 page
background image
Preliminary
GS8662T08/09/18/36E-333/300/267*/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
7/37
© 2005, GSI Technology
Background
Common I/O SRAMs, from a system architecture point of view, are attractive in read dominated or block transfer applications.
Therefore, the SigmaCIO DDR-II SRAM interface and truth table are optimized for burst reads and writes. Common I/O SRAMs
are unpopular in applications where alternating reads and writes are needed because bus turnaround delays can cut high speed
Common I/O SRAM data bandwidth in half.
Burst Operations
Read and write operations are "burst" operations. In every case where a read or write command is accepted by the SRAM, it will
respond by issuing or accepting two beats of data, executing a data transfer on subsequent rising edges of K and K#, as illustrated
in the timing diagrams. It is not possible to stop a burst once it starts. Two beats of data are always transferred. This means that it is
possible to load new addresses every K clock cycle. Addresses can be loaded less often, if intervening deselect cycles are inserted.
Deselect Cycles
Chip Deselect commands are pipelined to the same degree as read commands. This means that if a deselect command is applied to
the SRAM on the next cycle after a read command captured by the SRAM, the device will complete the two beat read data transfer
and then execute the deselect command, returning the output drivers to high-Z. A high on the LD# pin prevents the RAM from
loading read or write command inputs and puts the RAM into deselect mode as soon as it completes all outstanding burst transfer
operations.
SigmaCIO DDR-II B2 SRAM Read Cycles
The SRAM executes pipelined reads. The status of the Address, LD# and R/W# pins are evaluated on the rising edge of K. The
read command (LD# low and R/W# high) is clocked into the SRAM by a rising edge of K. After the next rising edge of K, the
SRAM produces data out in response to the next rising edge of C# (or the next rising edge of K#, if C and C# are tied high). The
second beat of data is transferred on the next rising edge of C, for a total of two transfers per address load.
SigmaCIO DDR-II B2 SRAM Write Cycles
The status of the Address, LD# and R/W# pins are evaluated on the rising edge of K. The SRAM executes "late write" data
transfers. Data in is due at the device inputs on the rising edge of K following the rising edge of K clock used to clock in the write
command (LD# and R/W# low) and the write address. To complete the remaining beat of the burst of two write transfer, the SRAM
captures data in on the next rising edge of K#, for a total of two transfers per address load.


Número de pieza similar - GS8662T36E-250I

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
GSI Technology
GS8662TT20 GSI-GS8662TT20 Datasheet
443Kb / 31P
   72Mb SigmaDDRTM-II Burst of 2 SRAM
More results

Descripción similar - GS8662T36E-250I

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
GSI Technology
GS8662R08E GSI-GS8662R08E Datasheet
1Mb / 37P
   72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8342T08E GSI-GS8342T08E Datasheet
1Mb / 37P
   36Mb SigmaCIO DDR-II Burst of 2 SRAM
GS8662S08 GSI-GS8662S08 Datasheet
1Mb / 35P
   72Mb SigmaSIOTM DDR -II Burst of 2 SRAM
GS8662S08E GSI-GS8662S08E Datasheet
1Mb / 37P
   72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8342R08E GSI-GS8342R08E Datasheet
1Mb / 37P
   36Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662TT20 GSI-GS8662TT20 Datasheet
443Kb / 31P
   72Mb SigmaDDRTM-II Burst of 2 SRAM
GS8662Q08E GSI-GS8662Q08E Datasheet
1Mb / 35P
   72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q37BD-333 GSI-GS8662Q37BD-333 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q19BD-357 GSI-GS8662Q19BD-357 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q19BGD-250I GSI-GS8662Q19BGD-250I Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com