Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

74F50109 Datasheet(PDF) 5 Page - NXP Semiconductors

No. de pieza 74F50109
Descripción Electrónicos  Synchronizing dual J-K positive edge-triggered flip-flop with metastable immune characteristics
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  PHILIPS [NXP Semiconductors]
Página de inicio  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74F50109 Datasheet(HTML) 5 Page - NXP Semiconductors

  74F50109 Datasheet HTML 1Page - NXP Semiconductors 74F50109 Datasheet HTML 2Page - NXP Semiconductors 74F50109 Datasheet HTML 3Page - NXP Semiconductors 74F50109 Datasheet HTML 4Page - NXP Semiconductors 74F50109 Datasheet HTML 5Page - NXP Semiconductors 74F50109 Datasheet HTML 6Page - NXP Semiconductors 74F50109 Datasheet HTML 7Page - NXP Semiconductors 74F50109 Datasheet HTML 8Page - NXP Semiconductors 74F50109 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
Philips Semiconductors
Product specification
74F50109
Synchronizing dual J–K positive edge-triggered
flip-flop with metastable immune characteristics
September 14, 1990
5
MEAN TIME BETWEEN FAILURES (MTBF) VERSUS t’
78910
1012
1011
1010
109
108
107
106
1014
1015 = fCfI
t’ in nanoseconds
MTBF in seconds
one year
106
108
1010
1012
one week
10,000 years
100 years
SF00589
NOTE: VCC = 5V, Tamb = 25°C, τ =135ps, To = 9.8 X 108 sec
Figure 4.
TYPICAL VALUES FOR
τ AND T0 AT VARIOUS VCCS AND TEMPERATURES
Tamb = 0°C
Tamb = 25°C
Tamb = 70°C
VCC
τ
T0
τ
T0
τ
T0
5.5V
125ps
1.0 X 109 sec
138ps
5.4 X 106 sec
160ps
1.7 X 105 sec
5.0V
115ps
1.3 X 1010 sec
135ps
9.8 X 106 sec
167ps
3.9 X 104 sec
4.5V
115ps
3.4 X 1013 sec
132ps
5.1 X 108 sec
175ps
7.3 X 104 sec
FUNCTION TABLE
INPUTS
OUTPUTS
OPERATING
SD
RD
CP
J
K
Q
Q
MODE
L
H
X
X
X
H
L
Asynchronous set
H
L
X
X
X
L
H
Asynchronous reset
L
L
X
X
X
H
H
Undetermined*
H
H
X
X
q
q
Hold
H
H
h
l
q
q
Toggle
H
H
h
h
H
L
Load ”1” (set)
H
H
l
l
L
H
Load ”0” (reset)
H
H
l
h
q
q
Hold ’no change”
NOTES:
H = High–voltage level
h
= High–voltage level one setup time prior to
low–to–high clock transition
L
= Low–voltage level
l
= Low–voltage level one setup time prior to
low–to–high clock
transition
q
= Lower case indicate the state of the referenced
output prior to the low–to–high clock transition
X = Don’t care
↑ = Low–to–high clock transition
↑ = Not low–to–high clock transition
*
= Both outputs will be high if both SD and RD go low
simultaneously


Número de pieza similar - 74F50109

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
NXP Semiconductors
74F50728 PHILIPS-74F50728 Datasheet
89Kb / 12P
   Synchronizing cascaded dual positive edge-triggered D-type flip-flop
1990 Sep 14
74F50729 PHILIPS-74F50729 Datasheet
94Kb / 12P
   Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics
1990 Sep 14
74F5074 PHILIPS-74F5074 Datasheet
92Kb / 12P
   Synchronizing dual D-type flip-flop/clock driver
1990 Sep 14
More results

Descripción similar - 74F50109

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
NXP Semiconductors
74ABT5074 PHILIPS-74ABT5074 Datasheet
131Kb / 13P
   Synchronizing dual D-type flip-flop with metastable immune characteristics
2002 Dec 17
74ABT5074 PHILIPS-74ABT5074 Datasheet
100Kb / 7P
   Synchronizing dual D-type flip-flop with metastable immune characteristics
2002 Dec 17
74F50729 PHILIPS-74F50729 Datasheet
94Kb / 12P
   Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics
1990 Sep 14
logo
Fairchild Semiconductor
DM74ALS109A FAIRCHILD-DM74ALS109A Datasheet
55Kb / 6P
   Dual J-K Positive-Edge-Triggered Flip-Flop
logo
NXP Semiconductors
74ALS109A PHILIPS-74ALS109A Datasheet
93Kb / 9P
   Dual J-K positive edge-triggered flip-flop with set and reset
1991 Feb 08
74ALS112A PHILIPS-74ALS112A Datasheet
92Kb / 10P
   Dual J-K negative edge-triggered flip-flop
1991 Feb 08
logo
Texas Instruments
SN74F112NSR TI1-SN74F112NSR Datasheet
627Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
logo
NXP Semiconductors
74F112 PHILIPS-74F112 Datasheet
83Kb / 10P
   Dual J-K negative edge-triggered flip-flop
1990 Feb 09
74F50728 PHILIPS-74F50728 Datasheet
89Kb / 12P
   Synchronizing cascaded dual positive edge-triggered D-type flip-flop
1990 Sep 14
logo
Mitsubishi Electric Sem...
M74LS73AP MITSUBISHI-M74LS73AP Datasheet
220Kb / 4P
   DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH RESET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com