Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ADF4252 Datasheet(PDF) 11 Page - Analog Devices

No. de pieza ADF4252
Descripción Electrónicos  Dual Fractional-N/Integer-N Frequency Synthesizer
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

ADF4252 Datasheet(HTML) 11 Page - Analog Devices

Back Button ADF4252 Datasheet HTML 7Page - Analog Devices ADF4252 Datasheet HTML 8Page - Analog Devices ADF4252 Datasheet HTML 9Page - Analog Devices ADF4252 Datasheet HTML 10Page - Analog Devices ADF4252 Datasheet HTML 11Page - Analog Devices ADF4252 Datasheet HTML 12Page - Analog Devices ADF4252 Datasheet HTML 13Page - Analog Devices ADF4252 Datasheet HTML 14Page - Analog Devices ADF4252 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
REV. B
ADF4252
–11–
CIRCUIT DESCRIPTION
Reference Input Section
The reference input stage is shown in Figure 3. SW1 and SW2
are normally closed switches. SW3 is normally open. When
power-down is initiated, SW3 is closed and SW1 and SW2 are
opened. This ensures that there is no loading of the REFIN pin
on power-down.
POWER-DOWN
CONTROL
REFIN NC
NC
NO
SW3
SW2
SW1
100k
BUFFER
TO R
COUNTER
NC = NORMALLY CLOSED
NO = NORMALLY OPEN
REFOUT
XOEB
Figure 3. Reference Input Stage
RF and IF Input Stage
The RF input stage is shown in Figure 4. The IF input stage is
the same. It is followed by a two-stage limiting amplifier to
generate the CML clock levels needed for the N counter.
2k
2k
1.6V
BIAS
GENERATOR
RFINA
RFINB
VDD1
AGND
Figure 4. RF Input Stage
RF INT Divider
The RF INT CMOS counter allows a division ratio in the PLL
feedback counter. Division ratios from 31 to 255 are allowed.
INT, FRAC, MOD, and R Relationship
The INT, FRAC, and MOD values, in conjunction with the
RF R counter, make it possible to generate output frequencies
that are spaced by fractions of the RF phase frequency detector
(PFD). The equation for the RF VCO frequency (RFOUT) is
RF
F
INT
FRAC
MOD
OUT
PFD
+


(1)
where RFOUT is the output frequency of external voltage controlled
oscillator (VCO).
FREF
D
R
PFD
IN
+
()
1
(2)
REFIN = the reference input frequency, D = RF REFIN doubler
bit, R = the preset divide ratio of the binary 4-bit program-
mable reference counter (1 to 15), INT = the preset divide ratio of
the binary 8-bit counter (31 to 255), MOD = the preset modulus
ratio of binary 12-bit programmable FRAC counter (2 to 4095),
and FRAC = the preset fractional ratio of the binary 12-bit
programmable FRAC counter (0 to MOD).
N = INT + FRAC/MOD
FROM RF
INPUT STAGE
TO PFD
RF N DIVIDER
THIRD ORDER
FRACTIONAL
INTERPOLATOR
MOD
REG
INT
REG
FRAC
VALUE
N-COUNTER
Figure 5. N Counter
RF R Counter
The 4-bit RF R counter allows the input reference frequency
(REFIN) to be divided down to produce the reference clock to
the RF PFD. Division ratios from 1 to 15 are allowed.
IF R Counter
The 15-bit IF R counter allows the input reference frequency
(REFIN) to be divided down to produce the reference clock to
the IF PFD. Division ratios from 1 to 32767 are allowed.
IF Prescaler (P/P + 1)
The dual modulus IF prescaler (P/P + 1), along with the IF A
and B counters, enables the large division ratio, N, to be realized
(N = PB + A). Operating at CML levels, it takes the clock from
the IF input stage and divides it down to a manageable frequency
for the CMOS IF A and B counters.
IF A and B Counters
The IF A and B CMOS counters combine with the dual modulus
IF prescaler to allow a wide ranging division ratio in the PLL
feedback counter. The counters are guaranteed to work when the
prescaler output is 150 MHz or less.
Pulse Swallow Function
The IF A and B counters, in conjunction with the dual modulus
IF prescaler, make it possible to generate output frequencies
that are spaced only by the reference frequency divided by R.
See Device Programming after Initial Power-Up section for
examples. The equation for the IF VCO (IFOUT) frequency is
IF
P
B
A
F
OUT
PFD
()+
[]×
(3)
where IFOUT = the output frequency of the external voltage controlled
oscillator (VCO), P = the preset modulus of IF dual modulus
prescaler, B = the preset divide ratio of the binary 12-bit counter
(3 to 4095), and A = the preset divide ratio of the binary 6-bit
swallow counter (0 to 63). FPFD is obtained using Equation 2.


Número de pieza similar - ADF4252

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
ADF4252 AD-ADF4252 Datasheet
507Kb / 30P
   Dual Fractional-N/Integer-N Frequency Synthesizer
Rev. E
ADF4252BCPZ AD-ADF4252BCPZ Datasheet
507Kb / 30P
   Dual Fractional-N/Integer-N Frequency Synthesizer
Rev. E
ADF4252BCPZ-R7 AD-ADF4252BCPZ-R7 Datasheet
507Kb / 30P
   Dual Fractional-N/Integer-N Frequency Synthesizer
Rev. E
ADF4252BCPZ-RL AD-ADF4252BCPZ-RL Datasheet
507Kb / 30P
   Dual Fractional-N/Integer-N Frequency Synthesizer
Rev. E
ADF4252 AD-ADF4252_15 Datasheet
497Kb / 28P
   Dual Fractional-N/Integer-N Frequency Synthesizer
REV. B
More results

Descripción similar - ADF4252

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Hynix Semiconductor
HM6F5201 HYNIX-HM6F5201 Datasheet
328Kb / 25P
   Dual Fractional-N / Integer-N Frequency Synthesizer
logo
Analog Devices
ADF4251 AD-ADF4251_15 Datasheet
440Kb / 28P
   Dual Fractional-N/Integer-N Frequency Synthesizer
REV. 0
ADF4251 AD-ADF4251 Datasheet
424Kb / 28P
   Dual Fractional-N/Integer-N Frequency Synthesizer
REV. 0
ADF4252 AD-ADF4252_15 Datasheet
497Kb / 28P
   Dual Fractional-N/Integer-N Frequency Synthesizer
REV. B
ADF4252 AD-ADF4252_V01 Datasheet
507Kb / 30P
   Dual Fractional-N/Integer-N Frequency Synthesizer
Rev. E
ADF4151 AD-ADF4151 Datasheet
462Kb / 28P
   Fractional-N/Integer-N PLL Synthesizer
REV. B
ADF4150BCPZ AD-ADF4150BCPZ Datasheet
486Kb / 28P
   Fractional-N/Integer-N PLL Synthesizer
REV. 0
ADF4155 AD-ADF4155 Datasheet
530Kb / 32P
   Integer-N/Fractional-N PLL Synthesizer
ADF41513 AD-ADF41513 Datasheet
565Kb / 33P
   Integer N/Fractional-N, PLL Synthesizer
ADF4150 AD-ADF4150 Datasheet
818Kb / 28P
   Fractional-N/Integer-N PLL Synthesizer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com