Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADF4156BCPZ-RL Datasheet(PDF) 4 Page - Analog Devices |
|
ADF4156BCPZ-RL Datasheet(HTML) 4 Page - Analog Devices |
4 / 24 page ADF4156 Rev. 0 | Page 4 of 24 TIMING SPECIFICATIONS AVDD = DVDD = 2.7 V to 3.3 V, VP = AVDD to 5.5 V, AGND = DGND = 0 V, TA = TMIN to TMAX, dBm referred to 50 Ω, unless otherwise noted. Table 2. Parameter Limit at TMIN to TMAX (B Version) Unit Test Conditions/Comments t1 20 ns min LE setup time t2 10 ns min DATA to CLOCK setup time t3 10 ns min DATA to CLOCK hold time t4 25 ns min CLOCK high duration t5 25 ns min CLOCK low duration t6 10 ns min CLOCK to LE setup time t7 20 ns min LE pulse width Timing Diagram CLOCK DATA LE LE DB23 (MSB) DB22 DB2 t1 t2 t3 t7 t6 t4 t5 DB0 (LSB) (CONTROL BIT C1) DB1 (CONTROL BIT C2) Figure 2. Timing Diagram |
Número de pieza similar - ADF4156BCPZ-RL |
|
Descripción similar - ADF4156BCPZ-RL |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |