Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

TPA5052RSATG4 Datasheet(PDF) 5 Page - Texas Instruments

No. de pieza TPA5052RSATG4
Descripción Electrónicos  STEREO DIGITAL AUDIO LIP-SYNC DELAY
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI - Texas Instruments

TPA5052RSATG4 Datasheet(HTML) 5 Page - Texas Instruments

  TPA5052RSATG4 Datasheet HTML 1Page - Texas Instruments TPA5052RSATG4 Datasheet HTML 2Page - Texas Instruments TPA5052RSATG4 Datasheet HTML 3Page - Texas Instruments TPA5052RSATG4 Datasheet HTML 4Page - Texas Instruments TPA5052RSATG4 Datasheet HTML 5Page - Texas Instruments TPA5052RSATG4 Datasheet HTML 6Page - Texas Instruments TPA5052RSATG4 Datasheet HTML 7Page - Texas Instruments TPA5052RSATG4 Datasheet HTML 8Page - Texas Instruments TPA5052RSATG4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
www.ti.com
APPLICATION INFORMATION
AUDIO SERIAL INTERFACE
I2S TIMING
1/fS
(=32fS,48fS, or64fS)
L-Channel
R-Channel
LRCK
BCK
DATA
1
2
3
1
2
MSB
N–2
N
N–1
LSB
1
2
3
MSB
N–2
N
N–1
LSB
GENERAL DELAY OPERATION
TPA5052
SLOS500A – JUNE 2006 – REVISED AUGUST 2006
The audio serial interface for the TPA5052 consists of a 3-wire synchronous serial port. It includes LRCLK,
BCLK, and DATA. BCLK is the serial audio bit clock, and it is used to clock the serial data present on DATA into
the serial shift register of the audio interface. Serial data is clocked into the TPA5052 on the rising edge of
BCLK. LRCLK is the serial audio left/right word clock. It is used to latch serial data into the internal registers of
the serial audio interface. LRCLK is operated at the sampling frequency, fs. BCLK can be operated at 32 to 64
times the sampling frequency for I2S formats. A system clock is not necessary for the operation of the TPA5052.
The I2S data format diagram is shown in Figure 2.
Figure 2. I2S Data Format; L-Channel = LOW, R-Channel = HIGH
The delay of the TPA5052 is set using the 5 delay pins (DEL4, DEL3, DEL2, DEL1, DEL0). The minimum delay
is 255 samples, and occurs when all five pins are at logic 0. The maximum delay is 8191 samples, and occurs
when all five pins are at logic 1. The delay can be increased by changing the values on each pin from a 0 to a 1.
See Table 1. Delay pin DEL4 is the MSB, and DEL0 is the LSB.
The delay is calculated with the following forumula:
Audio Delay (in samples) = 4096 x (DEL4) + 2048 x (DEL3) + 1024 x (DEL2) + 512 x (DEL1) + 256 x
(DEL0) + 255
Audio Delay (ms) = Audio Delay (in samples) x (1/fs)
Both channels have the same amount of delay. They cannot be controlled individually.
Table 1. Delay Settings
DEL4
DEL3
DEL2
DEL1
DEL0
Delay in Samples
0
0
0
0
0
255
0
0
0
0
1
511
0
0
0
1
0
767
0
0
0
1
1
1023
1
1
1
1
1
8191
5
Submit Documentation Feedback


Número de pieza similar - TPA5052RSATG4

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
TPA5050 TI-TPA5050 Datasheet
486Kb / 17P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050 TI-TPA5050 Datasheet
888Kb / 21P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050RSAR TI-TPA5050RSAR Datasheet
486Kb / 17P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050RSAR TI-TPA5050RSAR Datasheet
859Kb / 21P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050RSAR TI-TPA5050RSAR Datasheet
888Kb / 21P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
More results

Descripción similar - TPA5052RSATG4

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
TPA5050 TI-TPA5050_07 Datasheet
859Kb / 21P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050 TI-TPA5050 Datasheet
486Kb / 17P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050 TI-TPA5050_08 Datasheet
888Kb / 21P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
logo
Renesas Technology Corp
R2S15901SP RENESAS-R2S15901SP Datasheet
200Kb / 8P
   Digital Delay IC for Lip Sync
logo
Texas Instruments
TPA5051 TI-TPA5051_07 Datasheet
794Kb / 21P
[Old version datasheet]   FOUR CHANNEL DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5051 TI-TPA5051 Datasheet
511Kb / 19P
[Old version datasheet]   FOUR CHANNEL DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
logo
Nippon Precision Circui...
SM5921A NPC-SM5921A Datasheet
152Kb / 27P
   8-channel Lip Sync Delay
logo
Sanyo Semicon Device
LC75051E SANYO-LC75051E Datasheet
82Kb / 9P
   CMOS IC Lip-Sync Enabling Audio DSP
logo
New Japan Radio
NJU26901 NJRC-NJU26901 Datasheet
106Kb / 8P
   Digital Audio Delay
NJU26904 NJRC-NJU26904 Datasheet
208Kb / 18P
   Digital Audio Delay
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com