Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD8324JRQZ-REEL Datasheet(PDF) 6 Page - Analog Devices

No. de pieza AD8324JRQZ-REEL
Descripción Electrónicos  3.3 V Upstream Cable Line Driver
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD8324JRQZ-REEL Datasheet(HTML) 6 Page - Analog Devices

Back Button AD8324JRQZ-REEL Datasheet HTML 2Page - Analog Devices AD8324JRQZ-REEL Datasheet HTML 3Page - Analog Devices AD8324JRQZ-REEL Datasheet HTML 4Page - Analog Devices AD8324JRQZ-REEL Datasheet HTML 5Page - Analog Devices AD8324JRQZ-REEL Datasheet HTML 6Page - Analog Devices AD8324JRQZ-REEL Datasheet HTML 7Page - Analog Devices AD8324JRQZ-REEL Datasheet HTML 8Page - Analog Devices AD8324JRQZ-REEL Datasheet HTML 9Page - Analog Devices AD8324JRQZ-REEL Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
AD8324
Rev. A | Page 6 of 16
PIN CONFIGURATIONS AND FUNCTIONAL DESCRIPTIONS
TOP VIEW
(Not to Scale)
AD8324
1
2
3
4
5
15
14
13
12
11
16
17
20 19 18
67
8
9
10
GND
GND
GND
VIN+
VIN
RAMP
VOUT+
VOUT
BYP
NC
TOP VIEW
(Not to Scale)
20
19
18
17
16
15
14
13
12
11
1
2
3
4
5
6
7
8
9
10
AD8324
TXEN
SDATA
VCC
CLK
VIN+
SLEEP
BYP
NC
VOUT+
NC = NO CONNECT
GND
GND
GND
GND
VIN
GND
RAMP
VOUT
GND
VCC
DATEN
Figure 5. 20-Lead LFCSP
Figure 6. 20-Lead QSOP
Table 6. Pin Function Descriptions
Pin No.
Pin No.
20-Lead
LFCSP
20-Lead
QSOP
Mnemonic
Description
1, 2, 5, 9,
18, 19
1, 3, 4, 7,
11, 20
GND
Common External Ground Reference.
17, 20
2, 19
VCC
Common Positive External Supply Voltage.
3
5
VIN+
Noninverting Input. DC-biased to approximately VCC/2. Should be ac-coupled with a 0.1 μF
capacitor.
4
6
VIN–
Inverting Input. DC-biased to approximately VCC/2. Should be ac-coupled with a 0.1 μF capacitor.
6
8
DATEN
Data Enable Low Input. This port controls the 8-bit parallel data latch and shift register. A
Logic 0-to-1 transition transfers the latched data to the attenuator core (updates the gain) and
simultaneously inhibits serial data transfer into the register. A 1-to-0 transition inhibits the data
latch (holds the previous and simultaneously enables the register for serial data load).
7
9
SDATA
Serial Data Input. This digital input allows an 8-bit serial (gain) word to be loaded into the internal
register with the MSB (most significant bit) first.
8
10
CLK
Clock Input. The clock port controls the serial attenuator data transfer rate to the 8-bit master-
slave shift register. Logic 0-to-1 transition latches the data bit, and a 1-to-0 transfers the data bit
to the slave. This requires the input serial data-word to be valid at or before this clock transition.
10
12
SLEEP
Low Power Sleep Mode. In the sleep mode, the AD8324’s supply current is reduced to 30 μA. A
Logic 0 powers down the part (high ZOUT state), and a Logic 1 powers up the part.
12
14
BYP
Internal Bypass. This pin must be externally decoupled (0.1 μF capacitor).
13
15
VOUT–
Negative Output Signal. Must be biased to VCC. See Figure 23.
14
16
VOUT+
Positive Output Signal. Must be biased to VCC. See Figure 23.
15
17
RAMP
External RAMP Capacitor (Optional).
16
18
TXEN
Logic 0 disables forward transmission. Logic 1 enables forward transmission.


Número de pieza similar - AD8324JRQZ-REEL

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD8324JRQ AD-AD8324JRQ Datasheet
516Kb / 16P
   3.3 V Upstream Cable Line Driver
REV. 0
AD8324JRQ-EVAL AD-AD8324JRQ-EVAL Datasheet
516Kb / 16P
   3.3 V Upstream Cable Line Driver
REV. 0
AD8324JRQ-REEL AD-AD8324JRQ-REEL Datasheet
516Kb / 16P
   3.3 V Upstream Cable Line Driver
REV. 0
AD8324JRQ-REEL7 AD-AD8324JRQ-REEL7 Datasheet
516Kb / 16P
   3.3 V Upstream Cable Line Driver
REV. 0
More results

Descripción similar - AD8324JRQZ-REEL

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD8324 AD-AD8324_15 Datasheet
382Kb / 16P
   3.3 V Upstream Cable Line Driver
REV. B
AD8324 AD-AD8324 Datasheet
516Kb / 16P
   3.3 V Upstream Cable Line Driver
REV. 0
AD8328 AD-AD8328_05 Datasheet
675Kb / 20P
   5 V Upstream Cable Line Driver
REV. A
AD8328 AD-AD8328 Datasheet
542Kb / 16P
   5 V Upstream Cable Line Driver
REV. 0
AD8328 AD-AD8328_15 Datasheet
538Kb / 20P
   5 V Upstream Cable Line Driver
REV. A
AD45048 AD-AD45048_15 Datasheet
160Kb / 8P
   Rail-to-Rail Upstream ADSL Line Driver
REV. A
AD45048 AD-AD45048 Datasheet
153Kb / 8P
   Rail-to-Rail Upstream ADSL Line Driver
REV. A
logo
ON Semiconductor
MC10EP116 ONSEMI-MC10EP116_06 Datasheet
173Kb / 11P
   3.3 V / 5 V Hex Differential Line Receiver/Driver
December, 2006 ??Rev. 11
logo
NXP Semiconductors
74LVT_LVTH244A PHILIPS-74LVT_LVTH244A_15 Datasheet
107Kb / 15P
   3.3 V octal buffer/line driver; 3-state
Rev. 04-3 September 2008
logo
Nexperia B.V. All right...
74LVT244A NEXPERIA-74LVT244A Datasheet
251Kb / 14P
   3.3 V octal buffer/line driver; 3-state
Rev. 7 - 17 August 2021
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com