Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
CDP1854AC3 Datasheet(PDF) 6 Page - Intersil Corporation |
|
CDP1854AC3 Datasheet(HTML) 6 Page - Intersil Corporation |
6 / 12 page 6 Dynamic Electrical Specifications tR, tF = 15ns, VIH = VDD, VIL = VSS, CL = 100pF, (See Figure 3) PARAMETER VDD (V) LIMITS UNITS -55oC, +25oC+125oC MIN MAX MIN MAX CPU INTERFACE - WRITE TIMING - MODE 1 Pulse Width TPB tTT 5 125 - 165 - ns 10 70 - 80 - ns Setup Time RSEL to Write tRSW 520 - 10 - ns 10 25 - 25 - ns Data to Write tDW 565 - 75 - ns 10 45 - 50 - ns Hold Time RSEL after Write tWRS 5 -10 - -20 - ns 10 5 - 5 - ns Data after Write tWD 5 95 - 105 - ns 10 55 - 55 - ns NOTE: 1. Write is the overlap of TPB, CS1, CS3 = 1 and CS2, RD/WR = 0. FIGURE 3. MODE 1 CPU INTERFACE (WRITE) TIMING DIAGRAM tRSW tWRS tTT tWD tDW TPB (NOTE 1) T BUS 0- T BUS 7 RD/WR, CS2 (NOTE 1) CS3, CS1 (NOTE 1) RSEL CDP1854A/3, CDP1854AC/3 |
Número de pieza similar - CDP1854AC3 |
|
Descripción similar - CDP1854AC3 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |