Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

FAN1655M Datasheet(PDF) 5 Page - Fairchild Semiconductor

No. de pieza FAN1655M
Descripción Electrónicos  3A DDR Bus Termination Regulator
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  FAIRCHILD [Fairchild Semiconductor]
Página de inicio  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FAN1655M Datasheet(HTML) 5 Page - Fairchild Semiconductor

  FAN1655M Datasheet HTML 1Page - Fairchild Semiconductor FAN1655M Datasheet HTML 2Page - Fairchild Semiconductor FAN1655M Datasheet HTML 3Page - Fairchild Semiconductor FAN1655M Datasheet HTML 4Page - Fairchild Semiconductor FAN1655M Datasheet HTML 5Page - Fairchild Semiconductor FAN1655M Datasheet HTML 6Page - Fairchild Semiconductor FAN1655M Datasheet HTML 7Page - Fairchild Semiconductor FAN1655M Datasheet HTML 8Page - Fairchild Semiconductor FAN1655M Datasheet HTML 9Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 5 / 9 page
background image
5
www.fairchildsemi.com
FAN1655 Rev. 1.1.5
Applications Information
Output Capacitor selection
The JEDEC specification for DDR termination requires
that VTT stay within ±40mV of VREF, which must track
VDDQ/2 within 1%. During the initial load transient, the
output capacitor keeps the output within spec. To stay
within the 40mV window, the “load step” due to the load
transient current dropping across the output capacitor’s
ESR should be kept to around 25mV: where ESR <
is given in m
Ω, and ∆I is the maximum load current.
For example, to handle a 3A maximum load transient,
the ESR should be no greater than 8m
Ω. Furthermore,
the output capacitor must be able to hold the load in
spec while the regulator recovers (about 15µS). A mini-
mum value of 470µF is recommended.
The FAN1655 requires a minimum of 100µF of input
capacitance with a maximum ESR value of 100m
Ω to
insure stability.
Power Dissipation and Derating
The maximum output current (sink or source) for a 1.25V
output is:
where PD(MAX) is the maximum power dissipation which
is:
where TJ(MAX) is the maximum die temperature of the IC
and TA is the operating ambient temperature.
FAN1655 has an internal thermal limit at 150°C, which
defines TJ(MAX). For the SOIC-14 package, θJA is given
at 88°C/W. Using equation 2, the maximum dissipation
at TA = 25°C is 1.4W, which is its rated maximum dissi-
pation.
The e-TSSOP or MLP package, however, use the PCB
copper to cool the IC through the thermal pad on the
package bottom.
For maximum dissipation, this pad
should be soldered to the PCB copper, with as much
copper area as possible surrounding it to cool the pack-
age. Thermal vias should be placed as close to the ther-
mal pad as possible to transfer heat to other layers of
copper on the PCB. With large areas of PCB copper for
heat sinking, a
θ
JA of under 40°C/W can easily be
achieved.
25
∆I
------
I
OUT MAX
()
P
D MAX
()
1.25
----------------------
=
P
D MAX
()
T
J MAX
() TA
θ
JA
----------------------------------
=


Número de pieza similar - FAN1655M

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Fairchild Semiconductor
FAN1655M FAIRCHILD-FAN1655M Datasheet
513Kb / 9P
   3A DDR Bus Termination Regulator
FAN1655MPX FAIRCHILD-FAN1655MPX Datasheet
513Kb / 9P
   3A DDR Bus Termination Regulator
FAN1655MTF FAIRCHILD-FAN1655MTF Datasheet
513Kb / 9P
   3A DDR Bus Termination Regulator
FAN1655MTFX FAIRCHILD-FAN1655MTFX Datasheet
513Kb / 9P
   3A DDR Bus Termination Regulator
FAN1655MX FAIRCHILD-FAN1655MX Datasheet
513Kb / 9P
   3A DDR Bus Termination Regulator
More results

Descripción similar - FAN1655M

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Unisonic Technologies
UR5517 UTC-UR5517_11 Datasheet
1Mb / 9P
   3A DDR BUS TERMINATION REGULATOR
logo
Fairchild Semiconductor
FAN1655 FAIRCHILD-FAN1655 Datasheet
513Kb / 9P
   3A DDR Bus Termination Regulator
logo
Unisonic Technologies
UR5517 UTC-UR5517 Datasheet
193Kb / 6P
   3A DDR BUS TERMINATION REGULATOR
UR6515A UTC-UR6515A Datasheet
517Kb / 9P
   3A DDR BUS TERMINATION REGULATOR
logo
Global Mixed-mode Techn...
G2992 GMT-G2992_06 Datasheet
331Kb / 7P
   3A DDR Bus Termination Regulator
G2992 GMT-G2992 Datasheet
83Kb / 1P
   3A DDR Bus Termination Regulator
logo
Unisonic Technologies
UR6515D UTC-UR6515D Datasheet
713Kb / 9P
   3A DDR BUS TERMINATION REGULATOR
UR5517 UTC-UR5517_18 Datasheet
814Kb / 9P
   3A DDR BUS TERMINATION
logo
Silicon Standard Corp.
SS6383B SSC-SS6383B Datasheet
585Kb / 8P
   3A DDR Termination Regulator
logo
BCD Semiconductor Manuf...
AP2302 BCDSEMI-AP2302 Datasheet
154Kb / 13P
   3A DDR TERMINATION REGULATOR
More results


Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com