Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
CD54HC10 Datasheet(PDF) 1 Page - Texas Instruments |
|
|
CD54HC10 Datasheet(HTML) 1 Page - Texas Instruments |
1 / 5 page 1 Data sheet acquired from Harris Semiconductor SCHS128C Features • Buffered Inputs • Typical Propagation Delay: 8ns at VCC = 5V, CL = 15pF, TA = 25 oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . . -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH Description The ’HC10 and ’HCT10 logic gates utilize silicon gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The HCT logic family is functionally pin compatible with the standard LS logic family. Pinout CD54HC10, CD54HCT10 (CERDIP) CD74HC10, CD74HCT10 (PDIP, SOIC) TOP VIEW Ordering Information PART NUMBER TEMP. RANGE (oC) PACKAGE CD54HC10F3A -55 to 125 14 Ld CERDIP CD54HCT10F3A -55 to 125 14 Ld CERDIP CD74HC10E -55 to 125 14 Ld PDIP CD74HC10M -55 to 125 14 Ld SOIC CD74HC10MT -55 to 125 14 Ld SOIC CD74HC10M96 -55 to 125 14 Ld SOIC CD74HCT10E -55 to 125 14 Ld PDIP CD74HCT10M -55 to 125 14 Ld SOIC CD74HCT10MT -55 to 125 14 Ld SOIC CD74HCT10M96 -55 to 125 14 Ld SOIC NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250. 1A 1B 2A 2B 2C 2Y GND VCC 1C 1Y 3C 3B 3A 3Y 1 2 3 4 5 6 7 14 13 12 11 10 9 8 August 1997 - Revised September 2003 CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2003, Texas Instruments Incorporated CD54HC10, CD74HC10, CD54HCT10, CD74HCT10 High-Speed CMOS Logic Triple 3-Input NAND Gate [ /Title (CD74 HC10, CD74 HCT10 ) /Sub- ject (High Speed CMOS Logic Triple 3-Input NAND Gate) /Autho r () /Key- words (High Speed CMOS Logic Triple 3-Input NAND Gate, High Speed CMOS Logic Triple 3-Input NAND Gate, Harris Semi- |
Número de pieza similar - CD54HC10 |
|
Descripción similar - CD54HC10 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |