6 / 15 page
SS1621
p. 6
Last update: 2008-06-03 04:36
A.C. Characteristics
Test Conditions
Sym.
Parameter
VDD
Conditions
Min.
Typ.
Max.
Unit
3V
—
256
—
kHz
f
SYS1
System Clock
5V
On-chip RC oscillator
—
256
—
kHz
3V
—
32.768
—
kHz
f
SYS2
System Clock
5V
Crystal oscillator
—
32.768
—
kHz
3V
—
256
—
kHz
f
SYS3
System Clock
5V
External clock source
—
256
—
kHz
On-chip RC oscillator
—
F
SYS1/1024
—
Hz
Crystal oscillator
—
F
SYS2/128
—
Hz
f
LCD
LCD Clock
—
External clock source
—
F
SYS3/1024
—
Hz
t
COM
LCD Common Period
n: Number of COM
—
n/f
LCD
—
s
3V
—
150
kHz
f
CLK1
Serial Data Clock (WR Pin)
5V
Duty cycle 50%
—
300
kHz
3V
—
75
kHz
f
CLK2
Serial Data Clock (RD Pin)
5V
Duty cycle 50%
—
150
kHz
f
TONE
Tone Frequency
On-chip RC oscillator
—
2.0 or 4.0
—
kHz
3V
t
CS
Serial Interface Reset Pulse Width
(Figure 3)
5V
CS
—
250
—
ns
Write mode
3.34
—
—
3V
Read mode
6.67
—
—
μs
Write mode
1.67
—
—
t
CLK
WR
, RD Input Pulse Width
(Figure 1)
5V
Read mode
3.34
—
—
μs
3V
t
r, tf
Rise/Fall Time Serial Data Clock
Width
(Figure 1)
5V
—
—
120
—
ns
3V
t
su
Setup Time for DATA to WR, RD
Clock Width
(Figure 2)
5V
—
—
120
—
ns
3V
t
h
Hold Time for DATA to WR, RD
Clock Width
(Figure 2)
5V
—
—
120
—
ns
3V
t
su1
Setup Time for CS to WR, RD
Clock Width
(Figure 3)
5V
—
—
100
—
ns
3V
t
h1
Hold Time for CS to WR, RD
Clock Width
(Figure 3)
5V
—
—
100
—
ns