Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

CDK-2000-CLK Datasheet(PDF) 3 Page - Cirrus Logic

No. de pieza CDK-2000-CLK
Descripción Electrónicos  Fractional-N Clock Multiplier
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  CIRRUS [Cirrus Logic]
Página de inicio  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CDK-2000-CLK Datasheet(HTML) 3 Page - Cirrus Logic

  CDK-2000-CLK Datasheet HTML 1Page - Cirrus Logic CDK-2000-CLK Datasheet HTML 2Page - Cirrus Logic CDK-2000-CLK Datasheet HTML 3Page - Cirrus Logic CDK-2000-CLK Datasheet HTML 4Page - Cirrus Logic CDK-2000-CLK Datasheet HTML 5Page - Cirrus Logic CDK-2000-CLK Datasheet HTML 6Page - Cirrus Logic CDK-2000-CLK Datasheet HTML 7Page - Cirrus Logic CDK-2000-CLK Datasheet HTML 8Page - Cirrus Logic CDK-2000-CLK Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 32 page
background image
CS2100-CP
DS840PP1
3
8.4 Global Configuration (Address 05h) ............................................................................................... 27
8.4.1 Device Configuration Freeze (Freeze) ................................................................................ 27
8.4.2 Enable Device Configuration Registers 2 (EnDevCfg2) ....................................................... 27
8.5 Ratio (Address 06h - 09h) .............................................................................................................. 28
8.6 Function Configuration 1 (Address 16h) ........................................................................................ 28
8.6.1 Clock Skip Enable (ClkSkipEn) ............................................................................................. 28
8.6.2 AUX PLL Lock Output Configuration (AuxLockCfg) .............................................................. 28
8.6.3 Reference Clock Input Divider (RefClkDiv[1:0]) .................................................................... 28
8.7 Function Configuration 2 (Address 17h) ........................................................................................ 29
8.7.1 Enable PLL Clock Output on Unlock (ClkOutUnl) ................................................................. 29
8.7.2 Low-Frequency Ratio Configuration (LFRatioCfg) ................................................................ 29
8.8 Function Configuration 3 (Address 1Eh) ........................................................................................ 29
8.8.1 Clock Input Bandwidth (ClkIn_BW[2:0]) ................................................................................ 29
9. CALCULATING THE USER DEFINED RATIO .................................................................................... 30
9.1 High Resolution 12.20 Format ....................................................................................................... 30
9.2 High Multiplication 20.12 Format ................................................................................................... 30
10. PACKAGE DIMENSIONS .................................................................................................................. 31
THERMAL CHARACTERISTICS ......................................................................................................... 31
11. ORDERING INFORMATION .............................................................................................................. 32
12. REFERENCES .................................................................................................................................... 32
13. REVISION HISTORY .......................................................................................................................... 32
LIST OF FIGURES
Figure 1. Typical Connection Diagram ........................................................................................................ 5
Figure 2. Control Port Timing - I²C Format .................................................................................................. 8
Figure 3. Control Port Timing - SPI Format (Write Only) ............................................................................ 9
Figure 4. Delta-Sigma Fractional-N Frequency Synthesizer ..................................................................... 10
Figure 5. Hybrid Analog-Digital PLL .......................................................................................................... 11
Figure 6. Internal Timing Reference Clock Divider ................................................................................... 12
Figure 7. External Component Requirements for Crystal Circuit .............................................................. 12
Figure 8. CLK_IN removed for > 223 SysClk cycles .................................................................................. 14
Figure 9. CLK_IN removed for < 223 SysClk cycles but > tCS ................................................................... 14
Figure 10. CLK_IN removed for < tCS ....................................................................................................... 14
Figure 11. Low bandwidth and new clock domain .................................................................................... 15
Figure 12. High bandwidth with CLK_IN domain re-use ........................................................................... 15
Figure 13. Ratio Feature Summary ........................................................................................................... 19
Figure 14. PLL Clock Output Options ....................................................................................................... 20
Figure 15. Auxiliary Output Selection ........................................................................................................ 20
Figure 16. Control Port Timing in SPI Mode ............................................................................................. 22
Figure 17. Control Port Timing, I²C Write .................................................................................................. 23
Figure 18. Control Port Timing, I²C Aborted Write + Read .......................................................................23
LIST OF TABLES
Table 1. PLL Input Clock Range Indicator ................................................................................................ 13
Table 2. Ratio Modifier .............................................................................................................................. 17
Table 3. Automatic Ratio Modifier ............................................................................................................. 17
Table 4. Example Audio Oversampling Clock Generation from CLK_IN .................................................. 18
Table 5. Example 12.20 R-Values ............................................................................................................ 30
Table 6. Example 20.12 R-Values ............................................................................................................ 30


Número de pieza similar - CDK-2000-CLK

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Cirrus Logic
CDK-2000-CLK CIRRUS-CDK-2000-CLK Datasheet
447Kb / 36P
   Fractional-N Clock Synthesizer & Clock Multiplier
CDK-2000-CLK CIRRUS-CDK-2000-CLK Datasheet
596Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
CDK-2000-CLK CIRRUS-CDK-2000-CLK Datasheet
542Kb / 28P
   Fractional-N Clock Multiplier
CDK-2000-CLK CIRRUS-CDK-2000-CLK Datasheet
326Kb / 26P
   Fractional-N Frequency Synthesizer
CDK-2000-CLK CIRRUS-CDK-2000-CLK Datasheet
332Kb / 22P
   Fractional-N Frequency Synthesizer
More results

Descripción similar - CDK-2000-CLK

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Cirrus Logic
CS2100-CP CIRRUS-CS2100-CP_09 Datasheet
278Kb / 32P
   Fractional-N Clock Multiplier
CS2100-OTP CIRRUS-CS2100-OTP_09 Datasheet
233Kb / 26P
   Fractional-N Clock Multiplier
CS2100-OTP CIRRUS-CS2100-OTP Datasheet
542Kb / 28P
   Fractional-N Clock Multiplier
CS2000-CP CIRRUS-CS2000-CP_15 Datasheet
1Mb / 37P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP CIRRUS-CS2000-CP_09 Datasheet
301Kb / 36P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-OTP CIRRUS-CS2000-OTP_09 Datasheet
260Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-OTP CIRRUS-CS2000-OTP Datasheet
596Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP CIRRUS-CS2000-CP Datasheet
447Kb / 36P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2300-CP CIRRUS-CS2300-CP_09 Datasheet
257Kb / 32P
   Fractional-N Clock Multiplier with Internal LCO
CS2300-OTP CIRRUS-CS2300-OTP Datasheet
403Kb / 28P
   Fractional-N Clock Multiplier with Internal LCO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com