Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

SN74ABTH182652A Datasheet(PDF) 8 Page - Texas Instruments

Click here to check the latest version.
No. de pieza SN74ABTH182652A
Descripción Electrónicos  SCAN TEST DEVICES WITH 18-BIT BUS TRANSCEIVERS AND REGISTERS
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI - Texas Instruments

SN74ABTH182652A Datasheet(HTML) 8 Page - Texas Instruments

Back Button SN74ABTH182652A Datasheet HTML 4Page - Texas Instruments SN74ABTH182652A Datasheet HTML 5Page - Texas Instruments SN74ABTH182652A Datasheet HTML 6Page - Texas Instruments SN74ABTH182652A Datasheet HTML 7Page - Texas Instruments SN74ABTH182652A Datasheet HTML 8Page - Texas Instruments SN74ABTH182652A Datasheet HTML 9Page - Texas Instruments SN74ABTH182652A Datasheet HTML 10Page - Texas Instruments SN74ABTH182652A Datasheet HTML 11Page - Texas Instruments SN74ABTH182652A Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 37 page
background image
SN54ABTH18652A, SN54ABTH182652A, SN74ABTH18652A, SN74ABTH182652A
SCAN TEST DEVICES WITH
18-BIT BUS TRANSCEIVERS AND REGISTERS
SCBS167D – AUGUST 1993 – REVISED JULY 1996
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
state diagram description
The TAP controller is a synchronous finite state machine that provides test control signals throughout the device.
The state diagram shown in Figure 2 is in accordance with IEEE Standard 1149.1-1990. The TAP controller
proceeds through its states based on the level of TMS at the rising edge of TCK.
As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in
the state diagram) and ten unstable states. A stable state is a state the TAP controller can retain for consecutive
TCK cycles. Any state that does not meet this criterion is an unstable state.
There are two main paths through the state diagram: one to access and control the selected data register and
one to access and control the instruction register. Only one register can be accessed at a time.
Test-Logic-Reset
The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset
and is disabled so that the normal logic function of the device is performed. The instruction register is reset to
an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data
registers also can be reset to their power-up values.
The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more
than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left
unconnected or if a board defect causes it to be open circuited.
For the ’ABTH18652A and ’ABTH182652A, the instruction register is reset to the binary value 10000001, which
selects the IDCODE instruction. Bits 47 – 46 in the boundary-scan register are reset to logic 0 while bits 45 – 44
are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs, are set to benign
values (i.e., if test mode were invoked, the outputs would be at high-impedance state). Reset values of other
bits in the boundary-scan register should be considered indeterminate. The boundary-control register is reset
to the binary value 010, which selects the PSA test operation.
Run-Test/Idle
The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test
operations. The Run-Test/Idle state also can be entered following data-register or instruction-register scans.
Run-Test/Idle is a stable state in which the test logic can be actively running a test or can be idle. The test
operations selected by the boundary-control register are performed while the TAP controller is in the
Run-Test/Idle state.
Select-DR-Scan, Select-lR-Scan
No specific function is performed in the Select-DR-Scan and Select-lR-Scan states, and the TAP controller exits
either of these states on the next TCK cycle. These states allow the selection of either data-register scan or
instruction-register scan.
Capture-DR
When a data-register scan is selected, the TAP controller must pass through the Capture-DR state. In the
Capture-DR state, the selected data register can capture a data value as specified by the current instruction.
Such capture operations occur on the rising edge of TCK, upon which the TAP controller exits the Capture-DR
state.
Shift-DR
Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO, and on the
first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic
level present in the least-significant bit of the selected data register.


Número de pieza similar - SN74ABTH182652A

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
SN74ABTH182652A TI1-SN74ABTH182652A Datasheet
580Kb / 39P
[Old version datasheet]   SCAN TEST DEVICES WITH 18-BIT BUS TRANSCEIVERS AND REGISTERS
More results

Descripción similar - SN74ABTH182652A

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
74ABTH182652APMG4 TI1-74ABTH182652APMG4 Datasheet
580Kb / 39P
[Old version datasheet]   SCAN TEST DEVICES WITH 18-BIT BUS TRANSCEIVERS AND REGISTERS
SN54ABT18652 TI-SN54ABT18652 Datasheet
169Kb / 11P
[Old version datasheet]   SCAN TEST DEVICES WITH 18-BIT BUS TRANSCEIVERS AND REGISTERS
SN54ABTH18646A TI1-SN54ABTH18646A_14 Datasheet
656Kb / 41P
[Old version datasheet]   SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS
SN54ABTH18646A TI-SN54ABTH18646A Datasheet
559Kb / 37P
[Old version datasheet]   SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS
SN54ABT18245A TI-SN54ABT18245A Datasheet
357Kb / 28P
[Old version datasheet]   SCAN TEST DEVICES WITH 18-BIT BUS TRANSCEIVERS
SN54ABT18245A TI-SN54ABT18245A_06 Datasheet
436Kb / 32P
[Old version datasheet]   SCAN TEST DEVICES WITH 18-BIT BUS TRANSCEIVERS
SN54ABT18245A TI-SN54ABT18245A_08 Datasheet
617Kb / 34P
[Old version datasheet]   SCAN TEST DEVICES WITH 18-BIT BUS TRANSCEIVERS
SN54ABT8652 TI-SN54ABT8652_07 Datasheet
682Kb / 33P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS AND REGISTERS
SN54ABT8652 TI1-SN54ABT8652_16 Datasheet
520Kb / 31P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS AND REGISTERS
SN54ABT8652 TI-SN54ABT8652 Datasheet
366Kb / 25P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS AND REGISTERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com