Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

CDK1305CSO28_Q Datasheet(PDF) 9 Page - Cadeka Microcircuits LLC.

No. de pieza CDK1305CSO28_Q
Descripción Electrónicos  10-bit, 40 MSPS 175mW A/D Converter
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  CADEKA [Cadeka Microcircuits LLC.]
Página de inicio  http://www.cadeka.com
Logo CADEKA - Cadeka Microcircuits LLC.

CDK1305CSO28_Q Datasheet(HTML) 9 Page - Cadeka Microcircuits LLC.

Back Button CDK1305CSO28_Q Datasheet HTML 4Page - Cadeka Microcircuits LLC. CDK1305CSO28_Q Datasheet HTML 5Page - Cadeka Microcircuits LLC. CDK1305CSO28_Q Datasheet HTML 6Page - Cadeka Microcircuits LLC. CDK1305CSO28_Q Datasheet HTML 7Page - Cadeka Microcircuits LLC. CDK1305CSO28_Q Datasheet HTML 8Page - Cadeka Microcircuits LLC. CDK1305CSO28_Q Datasheet HTML 9Page - Cadeka Microcircuits LLC. CDK1305CSO28_Q Datasheet HTML 10Page - Cadeka Microcircuits LLC. CDK1305CSO28_Q Datasheet HTML 11Page - Cadeka Microcircuits LLC. CDK1305CSO28_Q Datasheet HTML 12Page - Cadeka Microcircuits LLC.  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
©2008 CADEKA Microcircuits LLC
www.cadeka.com
9
Data Sheet
Typical Interface Circuit
Very few external components are required to achieve
the stated device performance. Figure 2 shows the typical
interface requirements when using the CDK1305 in
normal circuit operation. The following sections provide
descriptions of the major functions and outline critical
performance criteria to consider for achieving the optimal
device performance.
Power Supplies And Grounding
Cadeka suggests that both the digital and the analog supply
voltages on the CDK1305 be derived from a single
analog supply as shown in Figure 2. A separate digital supply
should be used for all interface circuitry. Cadeka suggests
using this power supply configuration to prevent a pos-
sible latch-up condition on powerup.
Operating Description
The general architecture for the CMOS ADC is shown in the
Block Diagram. The design contains 16 identical successive
approximation ADC sections, all operating in parallel, a
16-phase clock generator, an 11-bit 16:1 digital output
multiplexer, correction logic, and a voltage reference gen-
erator that provides common reference levels for each ADC
section.
The high sample rate is achieved by using multiple SAR
ADC sections in parallel, each of which samples the input
signal in sequence. Each ADC uses 16 clock cycles to
complete a conversion. The clock cycles are allocated as
shown in Table 2.
Table 2. Clock Cycles
clock
operation
1
Reference zero sampling
2
Auto-zero comparison
3
Auto-calibrate comparison
4
Input sample
5-15
11-bit SAR conversion
16
Data transfer
The 16-phase clock, which is derived from the input clock,
synchronizes these events. The timing signals for adjacent
ADC sections are shifted by one clock cycle so that the an-
alog input is sampled on every cycle of the input clock by
exactly one ADC section. After 16 clock periods, the tim-
ing cycle repeats. The latency from analog input sample
to the corresponding digital output is 12 clock cycles.
n
Since only 16 comparators are used, a huge power
savings is realized.
n
The auto-zero operation is done using a closed loop
system that uses multiple samples of the comparator’s
response to a reference zero.
n
The auto-calibrate operation, which calibrates the gain
of the MSB reference and the LSB reference, is also done
with a closed loop system. Multiple samples of the gain
error are integrated to produce a calibration voltage for
each ADC section.
n
Capacitive displacement currents, which can induce
sampling error, are minimized since only one comparator
samples the input during a clock cycle.
n
The total input capacitance is very low since sections of
the converter that are not sampling the signal are isolated
from the input by transmission gates.
Voltage Reference
The CDK1305 requires the use of a single external
voltage reference for driving the high side of the reference
ladder. It must be within the range of 3V to 5V. The lower
side of the ladder is typically tied to AGND (0.0V), but
can be run up to 2.0V with a second reference. The
analog input voltage range will track the total voltage
difference measured between the ladder sense lines,
VRHS and VRLS.
Force and sense taps are provided to ensure accurate and
stable setting of the upper and lower ladder sense line
voltages across part-to-part and temperature variations.
By using the configuration shown in Figure 4, offset and
gain errors of less than ±2 LSB can be obtained.
In cases where wider variations in offset and gain can be
tolerated, VREF can be tied directly to VRHF, and AGND can
be tied directly to VRLF as shown in Figure 5. Decouple
force and sense lines to AGND with a 0.01μF capacitor
(chip cap preferred) to minimize high-frequency noise
injection.
If this simplified configuration is used, the following
considerations should be taken into account. The
reference ladder circuit shown in Figure 5 is a simplified
representation of the actual reference ladder with
force and sense taps shown. Due to the actual internal
structure of the ladder, the voltage drop from VRHF to VRHS
is not equivalent to the voltage drop from VRLF to VRLS.


Número de pieza similar - CDK1305CSO28_Q

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Cadeka Microcircuits LL...
CDK1300 CADEKA-CDK1300 Datasheet
2Mb / 12P
   8-bit, 250 MSPS ADC with Demuxed Outputs
CDK1300ITQ44 CADEKA-CDK1300ITQ44 Datasheet
2Mb / 12P
   8-bit, 250 MSPS ADC with Demuxed Outputs
CDK1300ITQ44_Q CADEKA-CDK1300ITQ44_Q Datasheet
2Mb / 12P
   8-bit, 250 MSPS ADC with Demuxed Outputs
CDK1301 CADEKA-CDK1301 Datasheet
2Mb / 12P
   8-bit, 250 MSPS A/D Converter with Demuxed Outputs REV 1A
CDK1301ITQ44 CADEKA-CDK1301ITQ44 Datasheet
2Mb / 12P
   8-bit, 250 MSPS A/D Converter with Demuxed Outputs REV 1A
More results

Descripción similar - CDK1305CSO28_Q

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Intersil Corporation
HI5702 INTERSIL-HI5702 Datasheet
94Kb / 14P
   10-Bit, 40 MSPS A/D Converter
August 1997
HI5703 INTERSIL-HI5703 Datasheet
181Kb / 18P
   10-Bit, 40 MSPS A/D Converter
November 1998
HI5746 INTERSIL-HI5746 Datasheet
145Kb / 17P
   10-Bit, 40 MSPS A/D Converter
February 1999
logo
Cadeka Microcircuits LL...
SPT7864 CADEKA-SPT7864 Datasheet
148Kb / 8P
   10-BIT, 40 MSPS A/D CONVERTER
logo
Renesas Technology Corp
HI5703 RENESAS-HI5703 Datasheet
879Kb / 18P
   10-Bit, 40 MSPS A/D Converter
November 1998
logo
Analog Devices
AD9040A AD-AD9040A_15 Datasheet
298Kb / 16P
   10-Bit 40 MSPS A/D Converter
REV. D
AD9040A AD-AD9040A Datasheet
192Kb / 12P
   10-Bit 40 MSPS A/D Converter
REV. B
AD9050 AD-AD9050 Datasheet
151Kb / 12P
   10-Bit, 40 MSPS/60 MSPS A/D Converter
REV. B
AD9050 AD-AD9050_15 Datasheet
154Kb / 12P
   10-Bit, 40 MSPS/60 MSPS A/D Converter
REV. B
logo
Cadeka Microcircuits LL...
CDK1306 CADEKA-CDK1306 Datasheet
1Mb / 11P
   10-bit, 40 MSPS 160mW A/D Converter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com