Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

TLC7225CDW Datasheet(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
No. de pieza TLC7225CDW
Descripción Electrónicos  QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI - Texas Instruments

TLC7225CDW Datasheet(HTML) 9 Page - Texas Instruments

Back Button TLC7225CDW Datasheet HTML 5Page - Texas Instruments TLC7225CDW Datasheet HTML 6Page - Texas Instruments TLC7225CDW Datasheet HTML 7Page - Texas Instruments TLC7225CDW Datasheet HTML 8Page - Texas Instruments TLC7225CDW Datasheet HTML 9Page - Texas Instruments TLC7225CDW Datasheet HTML 10Page - Texas Instruments TLC7225CDW Datasheet HTML 11Page - Texas Instruments TLC7225CDW Datasheet HTML 12Page - Texas Instruments TLC7225CDW Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 21 page
background image
TLC7225C, TLC7225I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS109B – OCTOBER 1996 – REVISED FEBRUARY 2001
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
output buffer
Each voltage-mode DAC output is buffered by a unity-gain noninverting amplifier. This buffer amplifier is capable
of developing 10 V across a 2-k
Ω load and can drive capacitive loads of 3300 pF.
The TLC7225 can be operated as a single or dual supply; operating with dual supplies results in enhanced
performance in some parameters which cannot be achieved with a single-supply operation. In a single supply
operating (VSS = 0 V = AGND) the sink capability of the amplifier, which is normally 400 µA, is reduced as the
output voltage nears AGND. The full sink capability of 400
µA is maintained over the full output voltage range
by tying VSS to –5 V. This is indicated in Figure 3.
Settling time for negative-going output signals approaching AGND is similarly affected by VSS. Negative-going
settling time for single supply operation is longer than for dual supply operation. Positive-going settling-time is
not affected by VSS.
Additionally, the negative VSS gives more headroom to the output amplifiers which results in better zero code
performance and improved slew rate at the output than can be obtained in the single-supply mode.
digital inputs
The TLC7225 digital inputs are compatible with either TTL or 5-V CMOS levels. To minimize power supply
currents, it is recommended that the digital input voltages be driven as close to the supply rails (VDD and DGND)
as practically possible.
interface logic information
The TLC7225 contains two registers per DAC, an input register and a DAC register. Address lines A0 and A1
select which input register accepts data from the input port. When the WR signal is low, the input latches of the
selected DAC are transparent. The data is latched into the addressed input register on the rising edge of WR.
Table 1 shows the addressing for the input registers on the TLC7225.
Table 1. TLC7225 Addressing
CONTROL
INPUTS
SELECTED INPUT
REGISTER
A1
A0
REGISTER
L
L
DAC A input register
L
H
DAC B input register
H
L
DAC C input register
H
H
DAC D input register
Only the data held in the DAC register determines the analog output of the converter. The LDAC signal is
common to all four DACs and controls the transfer of information from the input registers to the DAC registers.
Data is latched into all four DAC registers simultaneously on the rising edge of LDAC. The LDAC signal is level
triggered and, therefore, the DAC registers may be made transparent by tying LDAC low (the outputs of the
converters responds to the data held in their respective input latches). LDAC is an asynchronous signal and
is independent of WR. This is useful in many applications. However, in systems where the asynchronous LDAC
can occur during a write cycle (or vice versa) care must be taken to ensure that incorrect data is not latched
through to the output. In other words, if LDAC is activated prior to the rising edge of WR (or WR occurs during
LDAC), then LDAC must stay low for a time of tw2 or longer after WR goes high to ensure that the correct data
is latched through to the output. Table 2 shows the truth table for TLC7225 operation. Figure 5 shows the input
control logic for the device and the write cycles timing diagram is shown in Figure 1.


Número de pieza similar - TLC7225CDW

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
TLC7225CDW TI1-TLC7225CDW Datasheet
337Kb / 22P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC7225CDWG4 TI1-TLC7225CDWG4 Datasheet
337Kb / 22P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC7225CDWR TI1-TLC7225CDWR Datasheet
337Kb / 22P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC7225CDWRG4 TI1-TLC7225CDWRG4 Datasheet
337Kb / 22P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
More results

Descripción similar - TLC7225CDW

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
TLV5620CDR TI1-TLV5620CDR Datasheet
721Kb / 16P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC7226 TI1-TLC7226 Datasheet
457Kb / 21P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC5620C TI-TLC5620C Datasheet
218Kb / 10P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC5620C TI-TLC5620C Datasheet
190Kb / 13P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
TLV5620C TI-TLV5620C Datasheet
196Kb / 14P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC7226C TI1-TLC7226C Datasheet
227Kb / 18P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC7225 TI1-TLC7225 Datasheet
337Kb / 22P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC5620C TI1-TLC5620C_08 Datasheet
395Kb / 17P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
TLV5620IDR TI-TLV5620IDR Datasheet
734Kb / 16P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC7226C TI-TLC7226C_15 Datasheet
964Kb / 24P
[Old version datasheet]   QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com