CDCM61002

PIN FUNCTIONS

TERMINAL

NAME

PAD NO.

TYPE

DESCRIPTION

VCC_OUT

1, 4

Power

3.3-V supply for the output buffer

VCC_PLL1

18

Power

3.3-V supply for the PLL circuitry

VCC_PLL2

16

Power

3.3-V supply for the PLL circuitry

VCC_VCO

9

Power

3.3-V supply for the internal VCO

VCC_IN

20

Power

3.3-V supply for the input buffers

GND1

22

Ground

Additional ground for device. (GND1 shorted on-chip to GND)

GND

Pad

Ground

Ground is on thermal pad. See Thermal Management.

XIN

21

Input

Parallel resonant crystal/LVCMOS input

OUTP0,

6, 5

Output

Differential output pair or two single-ended outputs

OUTN0

OUTP1,

3, 2

Output

Differential output pair or two single-ended outputs

OUTN1

OSC_OUT

23

Output

Bypass LVCMOS output

Capacitor for internal regulator (connect to a 10-

µF Y5V capacitor to

REG_CAP1

19

Output

GND)

Capacitor for internal regulator (connect to a 10-

µF Y5V capacitor to

REG_CAP2

17

Output

GND)

PR1, PR0

26, 25

Input

Pullup

Prescaler and Feedback divider control pins (see Table 4)

OD2, OD1,

15, 14, 13

Input

Pullup

Output divider control pins (see Table 5)

OD0

OS1, OS0

10, 11

Input

Pullup

Output type select control pin (see Table 6)

CE

7

Input

Pullup

Chip enable control pin (see Table 7)

RSTN

12

Input

Pullup

Device reset (active low) (see Table 8)

8, 24, 27, 28,

NC

29, 30, 31,

No connection

32

(1)

Pullup and Pulldown refer to internal input resistors. See Table 1, Pin Characteristics for typical values.

Table 1. PIN CHARACTERISTICS

SYMBOL

PARAMETER

MIN

TYP

MAX

UNIT

Input capacitance

8

10

pF

Input pullup resistor

150

k

Ω

Input pulldown resistor

150

k

Ω

Copyright © 2009, Texas Instruments Incorporated

Submit Documentation Feedback

9

Product Folder Link(s): CDCM61002