 |
 |
|
| HYMD132645B8J-J |
|
|||||||||||||||||
 HYNIX
|
| |||||||||||||||||
|
6 page 
Rev. 0.1/Jun. 02 6 HYMD132645B(L)8J-J VREF VTT RT=50Ω Zo=50Ω CL=30pF Output CAPACITANCE (TA=25oC, f=100MHz ) Note : 1. VDD=min. to max., VDDQ=2.3V to 2.7V, VODC=VDDQ/2, VOpeak-to-peak=0.2V 2. Pins not under test are tied to GND. 3. These values are guaranteed by design and are tested on a sample basis only. OUTPUT LOAD CIRCUIT Parameter Pin Symbol Min Max Unit Input Capacitance A0 ~ A11, BA0, BA1 CIN1 TBD TBD pF Input Capacitance /RAS, /CAS, /WE CIN2 TBD TBD pF Input Capacitance CKE0, CKE1 CIN3 TBD TBD pF Input Capacitance CS0, CS1 CIN4 TBD TBD pF Input Capacitance CK0, /CK0, CK1, /CK1, CK2, /CK2 CIN5 TBD TBD pF Input Capacitance DM0 ~ DM7 CIN6 TBD TBD pF Data Input / Output Capacitance DQ0 ~ DQ63, DQS0 ~ DQS7 CIO1 TBD TBD pF |
|
Enlace URL |
Patrocinador de Alldatasheet |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Favorito | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved© Alldatasheet.com 2003 - 2012 |
| Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com | Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl |
