Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ADC1006S070H Datasheet(PDF) 11 Page - NXP Semiconductors

No. de pieza ADC1006S070H
Descripción Electrónicos  Single 10 bits ADC, up to 55 MHz or 70 MHz
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  NXP [NXP Semiconductors]
Página de inicio  http://www.nxp.com
Logo NXP - NXP Semiconductors

ADC1006S070H Datasheet(HTML) 11 Page - NXP Semiconductors

Back Button ADC1006S070H Datasheet HTML 7Page - NXP Semiconductors ADC1006S070H Datasheet HTML 8Page - NXP Semiconductors ADC1006S070H Datasheet HTML 9Page - NXP Semiconductors ADC1006S070H Datasheet HTML 10Page - NXP Semiconductors ADC1006S070H Datasheet HTML 11Page - NXP Semiconductors ADC1006S070H Datasheet HTML 12Page - NXP Semiconductors ADC1006S070H Datasheet HTML 13Page - NXP Semiconductors ADC1006S070H Datasheet HTML 14Page - NXP Semiconductors ADC1006S070H Datasheet HTML 15Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 31 page
background image
ADC1006S055_070_2
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 — 12 August 2008
11 of 31
NXP Semiconductors
ADC1006S055/070
Single 10 bits ADC, up to 55 MHz or 70 MHz
[1]
D = guaranteed by design; C = guaranteed by characterization; I = 100 % industrially tested.
[2]
The circuit has two clock inputs: CLK and CLKN. There are 5 modes of operation:
a) PECL mode 1: (DC level vary 1 : 1 with VCCD) CLK and CLKN inputs are at differential PECL levels.
b) PECL mode 2: (DC level vary 1 : 1 with VCCD) CLK input is at PECL level and sampling is taken on the falling edge of the clock input
signal. A DC level of 3.65 V has to be applied on CLKN decoupled to GND via a 100 nF capacitor.
c) PECL mode 3: (DC level vary 1 : 1 with VCCD) CLKN input is at PECL level and sampling is taken on the rising edge of the clock input
signal. A DC level of 3.65 V has to be applied on CLK decoupled to GND via a 100 nF capacitor.
d) Differential AC driving mode 4: When driving the CLK input directly and with any AC signal of minimum 1 V (p-p) and with a DC level
of 2.5 V, the sampling takes place at the falling edge of the clock signal. When driving the CLKN input with the same signal, sampling
takes place at the rising edge of the clock signal. It is recommended to decouple the CLKN or CLK input to DGND via a 100 nF
capacitor.
e) TTL mode 1: CLK input is at TTL level and sampling is taken on the falling edge of the clock input signal. In that case CLKN pin has
to be connected to the ground.
[3]
The ADC input range can be adjusted with an external reference connected to VREF pin. This voltage has to be referenced to VCCA;
see Figure 12.
[4]
The
−3 dB analog bandwidth is determined by the 3 dB reduction in the reconstructed output, the input being a full-scale sine wave.
[5]
Total Harmonic Distortion (THD) is obtained with the addition of the first five harmonics:
where
α
1H is the fundamental harmonic referenced at 0 dB for a full-scale sine wave input; see Figure 6.
[6]
Signal-to-noise ratio (S/N) takes into account all harmonics above five and noise up to Nyquist frequency; see Figure 8.
[7]
Effective number of bits are obtained via a Fast Fourier Transform (FFT). The calculation takes into account all harmonics and noise up
to half of the clock frequency (Nyquist frequency). Conversion to SIgnal-to_Noise_Distortion ratio (SINAD) is given by
SINAD = ENOB
× 6.02 + 1.76 dB; see Figure 5.
[8]
Intermodulation measured relative to either tone with analog input frequencies of 20 MHz and 20.1 MHz. The two input signals have the
same amplitude and the total amplitude of both signals provides full-scale to the converter (
−6 dB below full scale for each input signal).
IMD3 is the ratio of the RMS value of either input tone to the RMS value of the worst case third order intermodulation product.
[9]
Output data acquisition: the output data is available after the maximum delay of td(o); see Figure 3.
Timing (CL =10pF)[9]
td(s)
sampling delay time
C
-
0.25
1
ns
th(o)
output hold time
C
4
6.4
-
ns
td(o)
output delay time
C
-
9.0
13
ns
3-state output delay times; see Figure 4
tdZH
float to active HIGH
delay time
C
-
5.1
9.0
ns
tdZL
float to active LOW
delay time
C
-
7.0
11
ns
tdHZ
active HIGH to float
delay time
C
-
9.7
14
ns
tdLZ
active LOW to float
delay time
C
-
9.5
13
ns
Table 6.
Characteristics …continued
VCCA = V2 to V44, V3 to V4 and V41 to V40 = 4.75 V to 5.25 V; VCCD = V37 to V38 and V15 to V17 = 4.75 V to 5.25 V;
VCCO = V33 to V34 = 3.0 V to 3.6 V; AGND and DGND shorted together; Tamb = −40 °Cto+85 °C;
VI(IN)(p-p) − VI(INN)(p-p) = 1.9 V; VVREF =VCCA3 − 1.75 V; VI(cm) =VCCA3 − 1.6 V; typical values measured at VCCA =VCCD =5V
and VCCO = 3.3 V, Tamb =25 °C and CL = 10 pF; unless otherwise specified.
Symbol
Parameter
Conditions
Test[1] Min
Typ
Max
Unit
THD
20 log
α
2H
()
2
α
3H
()
2
α
4H
()
2
α
()
2
α
6H
()
2
+++
+
a
1H
()
2
----------------------------------------------------------------------------------------------------------------------------------------
=


Número de pieza similar - ADC1006S070H

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Integrated Device Techn...
ADC1006S070H IDT-ADC1006S070H Datasheet
817Kb / 30P
   Single 10 bits ADC, up to 55 MHz or 70 MHz
More results

Descripción similar - ADC1006S070H

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Integrated Device Techn...
ADC1006S055 IDT-ADC1006S055 Datasheet
817Kb / 30P
   Single 10 bits ADC, up to 55 MHz or 70 MHz
logo
Renesas Technology Corp
ADC1006S055 RENESAS-ADC1006S055 Datasheet
820Kb / 30P
   Single 10 bits ADC, up to 55 MHz or 70 MHz
2 July 2012
logo
NXP Semiconductors
ADC1206S040 NXP-ADC1206S040 Datasheet
521Kb / 32P
   Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz
Rev. 02-12 August 2008
logo
Renesas Technology Corp
ADC1206S040 RENESAS-ADC1206S040 Datasheet
1Mb / 31P
   Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz
2 July 2012
logo
NXP Semiconductors
ADC1004S030 NXP-ADC1004S030 Datasheet
140Kb / 19P
   Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
Rev. 03-7 August 2008
logo
Integrated Device Techn...
ADC1004S030 IDT-ADC1004S030 Datasheet
473Kb / 18P
   Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
logo
Renesas Technology Corp
ADC1004S030 RENESAS-ADC1004S030 Datasheet
477Kb / 18P
   Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
2 July 2012
ADC1002S020 RENESAS-ADC1002S020 Datasheet
429Kb / 18P
   Single 10 bits ADC, up to 20 MHz
2 July 2012
ADC1005S060 RENESAS-ADC1005S060 Datasheet
440Kb / 18P
   Single 10 bits ADC, up to 60 MHz
2 July 2012
logo
NXP Semiconductors
ADC1002S020 NXP-ADC1002S020 Datasheet
127Kb / 19P
   Single 10 bits ADC, up to 20 MHz
Rev. 02-13 August 2008
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com