Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
TCA6408RGTRG4 Datasheet(PDF) 10 Page - Texas Instruments |
|
TCA6408RGTRG4 Datasheet(HTML) 10 Page - Texas Instruments |
10 / 31 page www.ti.com Interrupt Output (INT) Bus Transactions Writes SCL Start Condition Data 1 Valid SDA Write to Port Data Out From Port R/W ACK From Slave ACK From Slave ACK From Slave 1 9 8 7 6 5 4 3 2 Data 1 1 0 0 1 S 0 0 0 AD DR 0 A 0 0 0 0 0 0 0 A A P Data to Port Command Byte Slave Address t pv 1/0 0 0 1 S 0 0 0 AD DR 0 A 1 0 0 0 0 0 0 A A P SCL SDA StartCondition R/W ACKFromSlave ACKFromSlave ACKFromSlave 1 9 8 7 6 5 4 3 2 DatatoRegister CommandByte Slave Address Data TCA6408 LOW-VOLTAGE 8-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS SCPS151C – FEBRUARY 2007 – REVISED JUNE 2007 An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time tiv, the signal INT is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting, data is read from the port that generated the interrupt or in a stop event. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal. In a stop event, INT is cleared after the rising edge of SDA. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as INT. Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the input port register. The INT output has an open-drain structure and requires a pullup resistor to VCCP or VCCI depending on the application. If the INT signal is connected back to the processor that provides the SCL signal to the TCA6408, then the INT pin has to be connected to VCCI. If not, the INT pin can be connected to VCCP. Data is exchanged between the master and TCA6408 through write and read commands. Data is transmitted to the TCA6408 by sending the device address and setting the least-significant bit to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission. Figure 6. Write to Output Port Register <br/> Figure 7. Write to Configuration or Polarity Inversion Registers 10 Submit Documentation Feedback |
Número de pieza similar - TCA6408RGTRG4 |
|
Descripción similar - TCA6408RGTRG4 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |