 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
GS4911BCNE3 Datasheet(PDF) 11 Page - Gennum Corporation |
|
||||||||||||||||||||||||||||||
GS4911BCNE3 Datasheet(HTML) 11 Page - Gennum Corporation |
|
|
11 / 119 page  GS4911B/GS4910B HD/SD/Graphics Clock and Timing Generator with GENLOCK Data Sheet 36655 - 5 June 2009 11 of 119 9 CORE_GND – Power Supply Ground connection for core and I/O. Solder to the ground plane of the application board. NOTE: The CORE_GND pin should be soldered to the same main ground plane as the exposed ground pad on the bottom of the device. 10 ANALOG_VDD – Power Supply Most positive power supply connection for the analog input block. Connect to +1.8V DC. 11, 20, 63NC –– Do not connect. 12 ANALOG_GND – Power Supply Ground connection for the analog input block. Connect to GND. 13 AUD_PLL_GND (GS4911B only) –Power Supply Ground connection for the audio clock synthesis internal block. Connect to GND. ANALOG_GND (GS4910B only) –Power Supply Ground connection for the analog input block. Connect to GND. 14 AUD_PLL_VDD (GS4911B only) –Power Supply Most positive power supply connection for the audio clock synthesis internal block. Connect to +1.8V DC. ANALOG_GND (GS4910B only) –Power Supply Ground connection for the analog input block. Connect to GND. 15 10FID Non Synchronous Input REFERENCE SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible. The 10FID external reference signal is applied to this pin by the application layer. 10FID defines the field in which the video and audio clock phase relationship is defined according to SMPTE 318-M. It is also used to define a 3:2 video cadence. NOTE: If the input reference format does not include a 10 Field ID signal, this pin should be held LOW. See Section 3.4.2 on page 44. 16 HSYNC Non Synchronous Input REFERENCE SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible. The HSYNC external reference signal is applied to this pin by the application layer. When the GS4911B/GS4910B is operating in Genlock mode, the device senses the polarity of the HSYNC input automatically, and references to the leading edge. If the user wishes to select one of the pre-programmed video and/or timing output signals provided by the device, then this signal must adhere to one of the 36 defined video or 16 different graphics display standards supported by the device. In this mode of operation, the HSYNC input provides a horizontal scanning reference signal. The HSYNC signal may have analog timing, such as from a sync separator, or may be digital such as from an SDI deserializer. Section 1.4 on page 20 describes the 36 video formats and 16 graphic formats recognized by the GS4911B/GS4910B. Table 1-1: Pin Descriptions (Continued) Pin Number Name Timing Type Description |
Número de pieza similar - GS4911BCNE3 |
|
Descripción similar - GS4911BCNE3 |
|
|
Enlace URL |
| Política de Privacidad |
| ALLDATASHEET.ES |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Spanish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
