Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ADF4196BCPZ Datasheet(PDF) 11 Page - Analog Devices

No. de pieza ADF4196BCPZ
Descripción Electrónicos  Low Phase Noise, Fast Settling, 6 GHz
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

ADF4196BCPZ Datasheet(HTML) 11 Page - Analog Devices

Back Button ADF4196BCPZ Datasheet HTML 7Page - Analog Devices ADF4196BCPZ Datasheet HTML 8Page - Analog Devices ADF4196BCPZ Datasheet HTML 9Page - Analog Devices ADF4196BCPZ Datasheet HTML 10Page - Analog Devices ADF4196BCPZ Datasheet HTML 11Page - Analog Devices ADF4196BCPZ Datasheet HTML 12Page - Analog Devices ADF4196BCPZ Datasheet HTML 13Page - Analog Devices ADF4196BCPZ Datasheet HTML 14Page - Analog Devices ADF4196BCPZ Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
Data Sheet
ADF4196
Rev. B | Page 11 of 28
THEORY OF OPERATION
GENERAL DESCRIPTION
The ADF4196 is targeted at GSM base station requirements,
specifically to eliminate the need for ping-pong solutions.
It can also be used in pulse Doppler radar applications. The
ADF4196 works on the basis of fast lock, using a wide loop
bandwidth during a frequency change and narrowing the loop
bandwidth when frequency lock is achieved.
Widening the loop bandwidth is achieved by increasing the
charge pump current. To maintain stability with the changing
charge pump current, the ADF4196 includes switches that
change the loop filter component values.
The narrow loop bandwidth ensures that phase noise and spur
specifications are met. A differential charge pump and loop filter
topology ensure that the fast lock time benefit obtained from
widening the loop bandwidth is maintained when the loop is
restored to narrow bandwidth mode for normal operation.
REFERENCE INPUT
The reference input stage is shown in Figure 20. Switch SW1
and Switch SW2 are normally closed, and Switch SW3 is
normally open. During power-down, SW3 is closed, and SW1
and SW2 are opened to ensure that there is no loading of the
REFIN pin. The falling edge of REFIN is the active edge at the
positive edge triggered PFD.
BUFFER
TO R COUNTER
REFIN
100k
NC
SW2
SW3
NO
NC
SW1
POWER-DOWN
CONTROL
Figure 20. Reference Input Stage
R Counter and Doubler
The 4-bit R counter allows the input reference frequency to
be divided down to produce the reference clock to the PFD.
A toggle flip-flop can be inserted after the R counter to provide
an additional divide-by-2. Using this option has the added
advantage of ensuring that the PFD reference clock has a 50/50
mark-to-space ratio. This ratio gives the maximum separation
between the fast lock timer clock, which is generated off the
falling edge of the PFD reference, and the rising edge, which is
the active edge in the PFD. It is recommended that this toggle
flip-flop be enabled for all even R divide values that are greater
than 2. The flip-flop must be enabled if dividing down a REFIN
frequency that is greater than 120 MHz.
An optional doubler before the 4-bit R counter can be used for
low REFIN frequencies, up to 20 MHz. With these programmable
options, reference division ratios from 0.5 to 30 between REFIN
and the PFD are possible.
RF INPUT STAGE
The RF input stage is shown in Figure 21. It is followed by a
two-stage limiting amplifier to generate the CML clock levels
needed for the prescaler. Two prescaler options are available:
4/5 and 8/9. Select the 8/9 prescaler for N divider values that
are greater than 80.
BIAS
GENERATOR
1.6V
AGND
AVDD
500Ω
500Ω
RFIN–
RFIN+
Figure 21. RF Input Stage
RF N Divider
The RF N divider allows a fractional division ratio in the PLL
feedback path. The integer and fractional parts of the division
are programmed using separate registers, as shown in Figure 22
and described in the INT, FRAC, and MOD Relationship section.
Integer division ratios from 26 to 511 are allowed, and a third-
order Σ-Δ modulator interpolates the fractional value between
the integer steps.
THIRD-ORDER
FRACTIONAL
INTERPOLATOR
FRAC
VALUE
MOD
VALUE
INT
VALUE
RF N DIVIDER
N = INT + FRAC/MOD
FROM RF
INPUT STAGE
TO PFD
N COUNTER
Figure 22. Fractional-N RF Divider
INT, FRAC, and MOD Relationship
The INT, FRAC, and MOD values, programmed through the
serial interface, make it possible to generate RF output frequencies
that are spaced by fractions of the PFD reference frequency.
The N divider value, shown inside the brackets of the following
equation for the RF VCO frequency (RFOUT), is composed of an
integer part (INT) and a fractional part (FRAC/MOD).
RFOUT = fPFD × [INT + (FRAC/MOD)]
(1)
where:
RFOUT is the output frequency of the external VCO.
fPFD is the PFD reference frequency.
The value of MOD is chosen to give the desired channel step
with the available reference frequency. Then, program the INT
and FRAC words for the desired RF output frequency. See the
Worked Example section for more information.


Número de pieza similar - ADF4196BCPZ

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
ADF4196BCPZ AD-ADF4196BCPZ Datasheet
665Kb / 28P
   Low Phase Noise, Fast Settling, 6 GHz PLL Frequency Synthesizer
ADF4196BCPZ-RL7 AD-ADF4196BCPZ-RL7 Datasheet
665Kb / 28P
   Low Phase Noise, Fast Settling, 6 GHz PLL Frequency Synthesizer
More results

Descripción similar - ADF4196BCPZ

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
ADF4196 AD-ADF4196_15 Datasheet
665Kb / 28P
   Low Phase Noise, Fast Settling, 6 GHz PLL Frequency Synthesizer
ADF4193 AD-ADF4193 Datasheet
590Kb / 28P
   Low Phase Noise, Fast Settling PLL Frequency Synthesizer
REV. B
ADF4193 AD-ADF4193_15 Datasheet
922Kb / 32P
   Low Phase Noise, Fast Settling PLL Frequency Synthesizer
Rev. F
logo
Qorvo, Inc
CMD245C4 QORVO-CMD245C4 Datasheet
250Kb / 10P
   6-18 GHz Low Phase Noise Amplifier
CMD245 QORVO-CMD245 Datasheet
305Kb / 10P
   6-18 GHz Low Phase Noise Amplifier
logo
Custom MMIC Design Serv...
CMD245C4 MMIC-CMD245C4 Datasheet
255Kb / 10P
   6-18 GHz Low Phase Noise Amplifier
CMD245 MMIC-CMD245 Datasheet
310Kb / 10P
   6-18 GHz Low Phase Noise Amplifier
logo
Hittite Microwave Corpo...
HMC-C072 HITTITE-HMC-C072_10 Datasheet
339Kb / 6P
   ULTRA LOW PHASE NOISE AMPLIFIER, 6 - 12 GHz
HMC-C072 HITTITE-HMC-C072 Datasheet
336Kb / 6P
   ULTRA LOW PHASE NOISE AMPLIFIER, 6 - 12 GHz
logo
Analog Devices
ADL8150ACHIP AD-ADL8150ACHIP Datasheet
289Kb / 14P
   GaAs, HBT, MMIC, Low Phase Noise Amplifier, 6 GHz to 14 GHz
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com