Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

DAC5574 Datasheet(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
No. de pieza DAC5574
Descripción Electrónicos  QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL-TO-ANALOG CONVERTER
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI1 - Texas Instruments

DAC5574 Datasheet(HTML) 11 Page - Texas Instruments

Back Button DAC5574 Datasheet HTML 7Page - Texas Instruments DAC5574 Datasheet HTML 8Page - Texas Instruments DAC5574 Datasheet HTML 9Page - Texas Instruments DAC5574 Datasheet HTML 10Page - Texas Instruments DAC5574 Datasheet HTML 11Page - Texas Instruments DAC5574 Datasheet HTML 12Page - Texas Instruments DAC5574 Datasheet HTML 13Page - Texas Instruments DAC5574 Datasheet HTML 14Page - Texas Instruments DAC5574 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 32 page
background image
www.ti.com
F/S-Mode Protocol
H/S-Mode Protocol
Start
Condition
SDA
Stop
Condition
SDA
SCL
S
P
SCL
DAC5574
SLAS407 – DECEMBER 2003
THEORY OF OPERATION (continued)
The DAC5574 works as a slave and supports the following data transfer modes, as defined in the I
2C-Bus
Specification: standard mode (100 kbps), fast mode (400 kbps), and high-speed mode (3.4 Mbps). The data
transfer protocol for standard and fast modes is exactly the same, therefore they are referred to as F/S-mode in
this document. The protocol for high-speed mode is different from the F/S-mode, and it is referred to as
H/S-mode. The DAC5574 supports 7-bit addressing; 10-bit addressing and general call address are not
supported.
The master initiates data transfer by generating a start condition. The start condition is when a high-to-low
transition occurs on the SDA line while SCL is high, as shown in Figure 29. All I
2C-compatible devices should
recognize a start condition.
The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit
R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition
requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 30). All devices
recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave
device with a matching address generates an acknowledge (see Figure 31) by pulling the SDA line low
during the entire high period of the 9
th SCL cycle. Upon detecting this acknowledge, the master knows that
communication link with a slave has been established.
The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from
the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So
acknowledge signal can either be generated by the master or by the slave, depending on which one is the
receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as
necessary.
To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low
to high while the SCL line is high (see Figure 29). This releases the bus and stops the communication link
with the addressed slave. All I2C compatible devices must recognize the stop condition. Upon the receipt of a
stop condition, all devices know that the bus is released, and they wait for a start condition followed by a
matching address.
When the bus is idle, both SDA and SCL lines are pulled high by the pullup devices.
The master generates a start condition followed by a valid serial byte containing H/S master code
00001XXX. This transmission is made in F/S-mode at no more than 400 Kbps. No device is allowed to
acknowledge the H/S master code, but all devices must recognize it and switch their internal setting to
support 3.4 Mbps operation.
The master then generates a repeated start condition (a repeated start condition has the same timing as the
start condition). After this repeated start condition, the protocol is the same as F/S-mode, except that
transmission speeds up to 3.4 Mbps are allowed. A stop condition ends the H/S-mode and switches all the
internal settings of the slave devices to support the F/S-mode. Instead of using a stop condition, repeated
start conditions should be used to secure the bus in H/S-mode.
Figure 29. START and STOP Conditions
11


Número de pieza similar - DAC5574

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
DAC5574 TI-DAC5574 Datasheet
519Kb / 30P
[Old version datasheet]   QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL TO ANALOG CONVERTER
DAC5574IDGS TI-DAC5574IDGS Datasheet
519Kb / 30P
[Old version datasheet]   QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL TO ANALOG CONVERTER
DAC5574IDGSR TI-DAC5574IDGSR Datasheet
519Kb / 30P
[Old version datasheet]   QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL TO ANALOG CONVERTER
DAC5574IDGSRG4 TI-DAC5574IDGSRG4 Datasheet
519Kb / 30P
[Old version datasheet]   QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL TO ANALOG CONVERTER
More results

Descripción similar - DAC5574

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
DAC5574 TI-DAC5574 Datasheet
519Kb / 30P
[Old version datasheet]   QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL TO ANALOG CONVERTER
DAC7573 TI-DAC7573 Datasheet
766Kb / 30P
[Old version datasheet]   QUAD, 12-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL-TO-ANALOG CONVERTER
DAC8574 TI-DAC8574 Datasheet
949Kb / 1P
[Old version datasheet]   QUAD, 16-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL-TO-ANALOG CONVERTER
DAC7574 TI-DAC7574 Datasheet
783Kb / 31P
[Old version datasheet]   QUAD, 12-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL-TO-ANALOG CONVERTER
DAC7574IDGSR TI-DAC7574IDGSR Datasheet
1Mb / 35P
[Old version datasheet]   QUAD, 12-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL-TO-ANALOG CONVERTER
DAC6573 TI-DAC6573 Datasheet
623Kb / 31P
[Old version datasheet]   QUAD, 10-Bit, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL TO ANALOG CONVERTER
DAC5573 TI1-DAC5573_16 Datasheet
1Mb / 35P
[Old version datasheet]   QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT,INTERFACE DIGITAL-TO-ANALOG CONVERTER
DAC5573 TI-DAC5573 Datasheet
499Kb / 30P
[Old version datasheet]   QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, INTERFACE DIGITAL-TO-ANALOG CONVERTER
DAC8571 TI-DAC8571 Datasheet
687Kb / 1P
[Old version datasheet]   16-BIT, LOW POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL-TO-ANALOG CONVERTER
DAC6574 TI1-DAC6574_16 Datasheet
1Mb / 34P
[Old version datasheet]   QUAD, 10-BIT, LOW-POWER, VOLTAGE OUTPUT,INTERFACE DIGITAL-TO-ANALOG CONVERTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com