Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

FM24VN05-GTR Datasheet(PDF) 4 Page - Cypress Semiconductor

No. de pieza FM24VN05-GTR
Descripción Electrónicos  512Kb Serial 3V F-RAM Memory
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  CYPRESS [Cypress Semiconductor]
Página de inicio  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

FM24VN05-GTR Datasheet(HTML) 4 Page - Cypress Semiconductor

  FM24VN05-GTR Datasheet HTML 1Page - Cypress Semiconductor FM24VN05-GTR Datasheet HTML 2Page - Cypress Semiconductor FM24VN05-GTR Datasheet HTML 3Page - Cypress Semiconductor FM24VN05-GTR Datasheet HTML 4Page - Cypress Semiconductor FM24VN05-GTR Datasheet HTML 5Page - Cypress Semiconductor FM24VN05-GTR Datasheet HTML 6Page - Cypress Semiconductor FM24VN05-GTR Datasheet HTML 7Page - Cypress Semiconductor FM24VN05-GTR Datasheet HTML 8Page - Cypress Semiconductor FM24VN05-GTR Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
FM24V05 - 512Kb I2C FRAM
Rev. 3.0
Jan. 2012
Page 4 of 16
Stop
(Master)
Start
(Master)
7
Data bits
(Transmitter)
6
0
Data bit
(Transmitter)
Acknowledge
(Receiver)
SCL
SDA
Figure 3. Data Transfer Protocol
Stop Condition
A stop condition is indicated when the bus master
drives SDA from low to high while the SCL signal is
high. All operations using the FM24V05 should end
with a stop condition. If an operation is in progress
when a stop is asserted, the operation will be aborted.
The master must have control of SDA (not a memory
read) in order to assert a stop condition.
Start Condition
A start condition is indicated when the bus master
drives SDA from high to low while the SCL signal is
high. All commands should be preceded by a start
condition. An operation in progress can be aborted by
asserting a start condition at any time. Aborting an
operation using the start condition will ready the
FM24V05 for a new operation.
If during operation the power supply drops below the
specified VDD minimum, the system should issue a
start condition prior to performing another operation.
Data/Address Transfer
All data transfers (including addresses) take place
while the SCL signal is high. Except under the two
conditions described above, the SDA signal should
not change while SCL is high.
Acknowledge
The acknowledge takes place after the 8
th data bit has
been transferred in any transaction. During this state
the transmitter should release the SDA bus to allow
the receiver to drive it. The receiver drives the SDA
signal low to acknowledge receipt of the byte. If the
receiver does not drive SDA low, the condition is a
no-acknowledge and the operation is aborted.
The receiver would fail to acknowledge for two
distinct reasons. First is that a byte transfer fails. In
this case, the no-acknowledge ceases the current
operation so that the part can be addressed again.
This allows the last byte to be recovered in the event
of a communication error.
Second and most common, the receiver does not
acknowledge to deliberately end an operation. For
example, during a read operation, the FM24V05 will
continue to place data onto the bus as long as the
receiver sends acknowledges (and clocks). When a
read operation is complete and no more data is
needed, the receiver must not acknowledge the last
byte. If the receiver acknowledges the last byte, this
will cause the FM24V05 to attempt to drive the bus
on the next clock while the master is sending a new
command such as stop.
Slave Address
The first byte that the FM24V05 expects after a start
condition is the slave address. As shown in Figure 4,
the slave address contains the device type or slave
ID, the device select address bits, a page address bit,
and a bit that specifies if the transaction is a read or a
write.
Bits 7-4 are the device type (slave ID) and should be
set to 1010b for the FM24V05. These bits allow other
function types to reside on the 2-wire bus within an
identical address range. Bits 3-1 are the device select
address bits. They must match the corresponding
value on the external address pins to select the
device. Up to eight FM24V05 devices can reside on
the same two-wire bus by assigning a different
address to each. Bit 0 is the read/write bit. R/W=1
indicates a read operation and R/W=0 indicates a
write operation.
High Speed Mode (HS-mode)
The FM24V05 supports a 3.4MHz high speed mode.
A master code (0000 1XXXb) must be issued to place
the device into high speed mode. Communication
between master and slave will then be enabled for
speeds up to 3.4MHz. A stop condition will exit HS-
mode. Single- and multiple-byte reads and writes are
supported. See Figures 10 and 11 for HS-mode
timings.


Número de pieza similar - FM24VN05-GTR

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Ramtron International C...
FM24VN05-GTR RAMTRON-FM24VN05-GTR Datasheet
200Kb / 15P
   512Kb Serial 3V F-RAM Memory
FM24VN05-GTR RAMTRON-FM24VN05-GTR Datasheet
347Kb / 16P
   512Kb Serial 3V F-RAM Memory
More results

Descripción similar - FM24VN05-GTR

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Ramtron International C...
FM25V05 RAMTRON-FM25V05 Datasheet
334Kb / 16P
   512Kb Serial 3V F-RAM Memory
FM24V05 RAMTRON-FM24V05_10 Datasheet
347Kb / 16P
   512Kb Serial 3V F-RAM Memory
logo
Cypress Semiconductor
FM25V05 CYPRESS-FM25V05 Datasheet
532Kb / 16P
   512Kb Serial 3V F-RAM Memory
FM25V05 CYPRESS-FM25V05_13 Datasheet
486Kb / 17P
   512Kb Serial 3V F-RAM Memory
logo
Ramtron International C...
FM24V05 RAMTRON-FM24V05 Datasheet
200Kb / 15P
   512Kb Serial 3V F-RAM Memory
logo
Cypress Semiconductor
FM24V05 CYPRESS-FM24V05_13 Datasheet
387Kb / 17P
   512Kb Serial 3V F-RAM Memory
logo
Ramtron International C...
FM25V02 RAMTRON-FM25V02 Datasheet
343Kb / 17P
   256Kb Serial 3V F-RAM Memory
FM25V10 RAMTRON-FM25V10 Datasheet
333Kb / 16P
   1Mb Serial 3V F-RAM Memory
logo
Cypress Semiconductor
FM24CL64B CYPRESS-FM24CL64B Datasheet
354Kb / 13P
   64Kb Serial 3V F-RAM Memory
FM24V01 CYPRESS-FM24V01 Datasheet
378Kb / 14P
   128Kb Serial 3V F-RAM Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com