Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD5305BRM Datasheet(PDF) 11 Page - Analog Devices

No. de pieza AD5305BRM
Descripción Electrónicos  2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD5305BRM Datasheet(HTML) 11 Page - Analog Devices

Back Button AD5305BRM Datasheet HTML 7Page - Analog Devices AD5305BRM Datasheet HTML 8Page - Analog Devices AD5305BRM Datasheet HTML 9Page - Analog Devices AD5305BRM Datasheet HTML 10Page - Analog Devices AD5305BRM Datasheet HTML 11Page - Analog Devices AD5305BRM Datasheet HTML 12Page - Analog Devices AD5305BRM Datasheet HTML 13Page - Analog Devices AD5305BRM Datasheet HTML 14Page - Analog Devices AD5305BRM Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
REV. F
AD5305/AD5315/AD5325
–11–
Resistor String
The resistor string section is shown in Figure 5. It is simply a
string of resistors, each of value R. The digital code loaded to
the DAC register determines at what node on the string the
voltage is tapped off to be fed into the output amplifier. The
voltage is tapped off by closing one of the switches connecting
the string to the amplifier. Because it is a string of resistors, it is
guaranteed monotonic.
R
R
R
R
R
TO OUTPUT
AMPLIFIER
Figure 5. Resistor String
DAC Reference Inputs
There is a single reference input pin for the four DACs. The
reference input is unbuffered. The user can have a reference
voltage as low as 0.25 V and as high as VDD since there is no
restriction due to headroom and footroom of any reference
amplifier.
It is recommended to use a buffered reference in the external
circuit (e.g., REF192). The input impedance is typically 45 k
Ω.
Output Amplifier
The output buffer amplifier is capable of generating rail-to-rail
voltages on its output, which gives an output range of 0 V to
VDD when the reference is VDD. It is capable of driving a load of
2 k
Ω to GND or V
DD, in parallel with 500 pF to GND or VDD.
The source and sink capabilities of the output amplifier can be
seen in the plot in TPC 11.
The slew rate is 0.7 V/
µs with a half-scale settling time to ±0.5 LSB
(at eight bits) of 6
µs.
POWER-ON RESET
The AD5305/AD5315/AD5325 are provided with a power-on
reset function, so that they power up in a defined state. The
power-on state is
• Normal operation
• Output voltage set to 0 V
Both input and DAC registers are filled with zeros and remain
so until a valid write sequence is made to the device. This is
particularly useful in applications where it is important to know
the state of the DAC outputs while the device is powering up.
SERIAL INTERFACE
The AD5305/AD5315/AD5325 are controlled via an I
2C
compatible serial bus. The DACs are connected to this bus as
slave devices (i.e., no clock is generated by the AD5305/AD5315/
AD5325 DACs). This interface is SMBus compatible at VDD
< 3.6 V.
The AD5305/AD5315/AD5325 have a 7-bit slave address. The
6 MSB are 000110 and the LSB is determined by the state of
the A0 pin. The facility to make hardwired changes to A0 allows
the user to use up to two of these devices on one bus.
The 2-wire serial bus protocol operates as follows:
1. The master initiates data transfer by establishing a START
condition, which is when a high-to-low transition on the
SDA line occurs while SCL is high. The following byte is the
address byte, which consists of the 7-bit slave address fol-
lowed by an R/
W bit (this bit determines whether data will
be read from or written to the slave device).
The slave whose address corresponds to the transmitted
address responds by pulling SDA low during the ninth clock
pulse (this is termed the acknowledge bit). At this stage, all
other devices on the bus remain idle while the selected device
waits for data to be written to or read from its shift register.
2. Data is transmitted over the serial bus in sequences of nine
clock pulses (eight data bits followed by an acknowledge bit).
The transitions on the SDA line must occur during the low
period of SCL and remain stable during the high period of SCL.
3. When all data bits have been read or written, a STOP condi-
tion is established. In write mode, the master will pull the
SDA line high during the 10th clock pulse to establish a
STOP condition. In read mode, the master will issue a No
Acknowledge for the ninth clock pulse (i.e., the SDA line
remains high). The master will then bring the SDA line low
before the 10th clock pulse and then high during the 10th
clock pulse to establish a STOP condition.
Read/Write Sequence
In the case of the AD5305/AD5315/AD5325, all write access
sequences and most read sequences begin with the device address
(with R/
W = 0) followed by the pointer byte. This pointer byte
specifies the data format and determines which DAC is being
accessed in the subsequent read/write operation. (See Figure 6.)
In a write operation, the data follows immediately. In a read
operation, the address is resent with R/
W = 1 and then the data
is read back. However, it is also possible to perform a read
operation by sending only the address with R/
W = 1. The
previously loaded pointer settings are then used for the read-
back operation. See Figure 7 for a graphical explanation of the
interface.
DACD
X
X
LSB
MSB
DACC DACB DACA
0
0
Figure 6. Pointer Byte


Número de pieza similar - AD5305BRM

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD5305BRM AD-AD5305BRM Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5305BRM AD-AD5305BRM Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 關A, 2-Wire Interface Interface
Rev. G
AD5305BRM AD-AD5305BRM Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 A, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5305BRM-REEL AD-AD5305BRM-REEL Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5305BRM-REEL AD-AD5305BRM-REEL Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 關A, 2-Wire Interface Interface
Rev. G
More results

Descripción similar - AD5305BRM

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD5334 AD-AD5334 Datasheet
324Kb / 20P
   2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5301 AD-AD5301 Datasheet
178Kb / 15P
   2.5 V to 5.5 V, 120 uA, 2-Wire Interface, Voltage Output 8-/10-/12-Bit DACs
REV. 0
AD5325 AD-AD5325_15 Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 A, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5315BRMZ AD-AD5315BRMZ Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5315 AD-AD5315_15 Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 A, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5305ARM AD-AD5305ARM Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 A, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5337 AD-AD5337 Datasheet
654Kb / 24P
   2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs
REV. A
AD5344BRUZ AD-AD5344BRUZ Datasheet
384Kb / 20P
   2.5 V to 5.5 V, 500 A, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5336BRUZ AD-AD5336BRUZ Datasheet
384Kb / 20P
   2.5 V to 5.5 V, 500 A, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5334 AD-AD5334_15 Datasheet
384Kb / 20P
   2.5 V to 5.5 V, 500A, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com