Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD7711 Datasheet(PDF) 2 Page - Analog Devices

No. de pieza AD7711
Descripción Electrónicos  LC2MOS Signal Conditioning ADC with RTD Excitation Currents
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD7711 Datasheet(HTML) 2 Page - Analog Devices

  AD7711 Datasheet HTML 1Page - Analog Devices AD7711 Datasheet HTML 2Page - Analog Devices AD7711 Datasheet HTML 3Page - Analog Devices AD7711 Datasheet HTML 4Page - Analog Devices AD7711 Datasheet HTML 5Page - Analog Devices AD7711 Datasheet HTML 6Page - Analog Devices AD7711 Datasheet HTML 7Page - Analog Devices AD7711 Datasheet HTML 8Page - Analog Devices AD7711 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 28 page
background image
Parameter
A, S Versions1
Units
Conditions/Comments
STATIC PERFORMANCE
No Missing Codes
24
Bits min
Guaranteed by Design. For Filter Notches
≤ 60 Hz
22
Bits min
For Filter Notch = 100 Hz
18
Bits min
For Filter Notch = 250 Hz
15
Bits min
For Filter Notch = 500 Hz
12
Bits min
For Filter Notch = 1 kHz
Output Noise
See Tables I & II
Depends on Filter Cutoffs and Selected Gain
Integral Nonlinearity @ +25
°C
±0.0015
% FSR max
Filter Notches
≤ 60 Hz
TMIN to TMAX
±0.003
% FSR max
Typically
±0.0003%
Positive Full-Scale Error2, 3
See Note 4
Excluding Reference
Full-Scale Drift5
1
µV/°C typ
Excluding Reference. For Gains of 1, 2
0.3
µV/°C typ
Excluding Reference. For Gains of 4, 8, 16, 32, 64, 128
Unipolar Offset Error
2
See Note 4
Unipolar Offset Drift5
0.5
µV/°C typ
For Gains of 1, 2
0.25
µV/°C typ
For Gains of 4, 8, 16, 32, 64, 128
Bipolar Zero Error2
See Note 4
Bipolar Zero Drift5
0.5
µV/°C typ
For Gains of 1, 2
0.25
µV/°C typ
For Gains of 4, 8, 16, 32, 64, 128
Gain Drift
2
ppm/
°C typ
Bipolar Negative Full-Scale Error2 @ +25
°C
±0.003
% FSR max
Excluding Reference
TMIN to TMAX
±0.006
% FSR max
Typically
±0.0006%
Bipolar Negative Full-Scale Drift5
1
µV/°C typ
Excluding Reference. For Gains of 1, 2
0.3
µV/°C typ
Excluding Reference. For Gains of 4, 8, 16, 32, 64, 128
ANALOG INPUTS/REFERENCE INPUTS
Normal-Mode 50 Hz Rejection6
100
dB min
For Filter Notches of 10, 25, 50 Hz,
±0.02 × f
NOTCH
Normal-Mode 60 Hz Rejection6
100
dB min
For Filter Notches of 10, 30, 60 Hz,
±0.02 × f
NOTCH
DC Input Leakage Current @ +25
°C6
10
pA max
TMIN to TMAX
1
nA max
Sampling Capacitance6
20
pF max
AIN1/REF IN
Common-Mode Rejection (CMR)
100
dB min
At DC
Common-Mode 50 Hz Rejection6
150
dB min
For Filter Notches of 10, 25, 50 Hz,
±0.02 × f
NOTCH
Common-Mode 60 Hz Rejection
6
150
dB min
For Filter Notches of 10, 30, 60 Hz,
±0.02 × f
NOTCH
Common-Mode Voltage Range7
VSS to AVDD
V min to V max
Analog Inputs8
Input Voltage Range9
For Normal Operation. Depends on Gain Selected
0 to +VREF
10
max
Unipolar Input Range (B/U Bit of Control Register = 1)
±V
REF
max
Bipolar Input Range (B/U Bit of Control Register = 0)
Input Sampling Rate, fS
See Table III
AIN2 Offset Error
2.5
mV max
Removed by System Calibrations but not by Self-Calibration
AIN2 Offset Drift
1.5
µV/°C typ
Reference Inputs
REF IN(+) – REF IN(–) Voltage
11
+2.5 to +5
V min to V max
For Specified Performance. Part Is Functional with
Lower VREF Voltages
Input Sampling Rate, fS
fCLK IN/256
REFERENCE OUTPUT
Output Voltage
2.5
V nom
Initial Tolerance @ +25
°C
±1
% max
Drift
20
ppm/
°C typ
Output Noise
30
µV typ
pk-pk Noise. 0.1 Hz to 10 Hz Bandwidth
Line Regulation (AVDD)
1
mV/V max
Load Regulation
1.5
mV/mA max
Maximum Load Current 1 mA
External Current
1
mA max
NOTES
1Temperature range is as follows: A Version = – 40
°C to +85°C; S Version = –55°C to +125°C. See also Note 16.
2Applies after calibration at the temperature of interest.
3Positive full-scale error applies to both unipolar and bipolar input ranges.
4These errors will be of the order of the output noise of the part as shown in Table I after system calibration. These errors will be 20
µV typical after self-calibration or
background calibration.
5Recalibration at any temperature or use of the background calibration mode will remove these drift errors.
6These numbers are guaranteed by design and/or characterization.
7This common-mode voltage range is allowed, provided that the input voltage on AIN(+) and AIN(–) does not exceed AV
DD + 30 mV and V SS – 30 mV.
8The analog inputs present a very high impedance dynamic load which varies with clock frequency and input sample rate. The maximum recommended source
resistance depends on the selected gain (see Tables IV and V).
9The analog input voltage range on the AIN1(+) input is given here with respect to the voltage on the AIN1(–) input. The input voltage range on the AIN2 input is
with respect to AGND. The absolute voltage on the analog inputs should not go more positive than A VDD + 30 mV or go more negative than VSS – 30 mV.
10V
REF = REF IN(+) – REF IN(–).
11The reference input voltage range may be restricted by the input voltage range requirement on the V
BIAS input.
AD7711–SPECIFICATIONS
–2–
REV. F
(AVDD = +5 V
5%; DVDD = +5 V
5%; VSS = 0 V or –5 V
5%; REF IN(+) =
+2.5 V; REF IN(–) = AGND; MCLK IN = 10 MHz unless otherwise stated. All specifications TMIN to TMAX unless otherwise noted.)


Número de pieza similar - AD7711

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD7711 AD-AD7711 Datasheet
354Kb / 29P
   Signal Conditioning ADC
AD7711A AD-AD7711A Datasheet
222Kb / 27P
   LC2MOS Signal Conditioning ADC with RTD Current Source
REV. C
AD7711AAR AD-AD7711AAR Datasheet
222Kb / 27P
   LC2MOS Signal Conditioning ADC with RTD Current Source
REV. C
AD7711AN AD-AD7711AN Datasheet
301Kb / 28P
   LC2MOS Signal Conditioning ADC with RTD Excitation Currents
REV. G
AD7711AN AD-AD7711AN Datasheet
301Kb / 28P
   LC2MOS Signal Conditioning ADC with RTD Excitation Currents
REV. G
More results

Descripción similar - AD7711

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD7711ARZ AD-AD7711ARZ Datasheet
301Kb / 28P
   LC2MOS Signal Conditioning ADC with RTD Excitation Currents
REV. G
AD7711ANZ AD-AD7711ANZ Datasheet
301Kb / 28P
   LC2MOS Signal Conditioning ADC with RTD Excitation Currents
REV. G
AD7711A AD-AD7711A Datasheet
222Kb / 27P
   LC2MOS Signal Conditioning ADC with RTD Current Source
REV. C
AD7712 AD-AD7712 Datasheet
229Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. E
AD7712 AD-AD7712_04 Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ANZ AD-AD7712ANZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ARZ AD-AD7712ARZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ANZ AD-AD7712ANZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7713ARZ AD-AD7713ARZ Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
AD7713ARZ AD-AD7713ARZ Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com