Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

FW32305 Datasheet(PDF) 10 Page - Agere Systems

No. de pieza FW32305
Descripción Electrónicos  1394A PCI PHY/Link Open Host Controller Interface
Download  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AGERE [Agere Systems]
Página de inicio  
Logo AGERE - Agere Systems

FW32305 Datasheet(HTML) 10 Page - Agere Systems

Back Button FW32305 Datasheet HTML 6Page - Agere Systems FW32305 Datasheet HTML 7Page - Agere Systems FW32305 Datasheet HTML 8Page - Agere Systems FW32305 Datasheet HTML 9Page - Agere Systems FW32305 Datasheet HTML 10Page - Agere Systems FW32305 Datasheet HTML 11Page - Agere Systems FW32305 Datasheet HTML 12Page - Agere Systems FW32305 Datasheet HTML 13Page - Agere Systems FW32305 Datasheet HTML 14Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 152 page
background image
10
Agere Systems Inc.
FW323 05
Data Sheet, Rev. 2
1394A PCI PHY/Link Open Host Controller Interface
October 2001
FW323 Functional Description (continued)
The PHY/link interface is a direct connection and does
not provide isolation.
Data bits to be transmitted through the cable ports are
received from the LLC on two, four, or eight data lines
(D[0:7]), and are latched internally in the PHY in syn-
chronization with the 49.152 MHz system clock. These
bits are combined serially, encoded, and transmitted at
98.304 Mbits/s, 196.608 Mbits/s, or 393.216 Mbits/s as
the outbound data-strobe information stream. During
transmission, the encoded data information is transmit-
ted differentially on the TPA and TPB cable pair(s).
During packet reception, the TPA and TPB transmit-
ters of the receiving cable port are disabled, and the
receivers for that port are enabled. The encoded data
information is received on the TPA and TPB cable
pair. The received data-strobe information is decoded
to recover the receive clock signal and the serial data
bits. The serial data bits are split into two, four, or eight
parallel streams, resynchronized to the local system
clock, and sent to the associated LLC. The received
data is also transmitted (repeated) out of the other
active (connected) cable ports.
Both the TPA and TPB cable interfaces incorporate
differential comparators to monitor the line states
during initialization and arbitration. The outputs of
these comparators are used by the internal logic to
determine the arbitration status. The TPA channel
monitors the incoming cable common-mode voltage.
The value of this common-mode voltage is used during
arbitration to set the speed of the next packet
transmission. In addition, the TPB channel monitors
the incoming cable common-mode voltage for the
presence of the remotely supplied twisted-pair bias
voltage. This monitor is called bias-detect.
The TPBIAS circuit monitors the value of incoming
TPA pair common-mode voltage when local TPBIAS is
inactive. Because this circuit has an internal current
source and the connected node has a current sink, the
monitored value indicates the cable connection status.
The monitor is called connect-detect.
Both the TPB bias-detect monitor and TPBIAS
connect-detect monitor are used in suspend/resume
signaling and cable connection detection.
The PHY core provides a 1.86 V nominal bias voltage
for driver load termination. This bias voltage, when
seen through a cable by a remote receiver, indicates
the presence of an active connection. The value of this
bias voltage has been chosen to allow interoperability
between transceiver chips operating from 5 V or 3 V
nominal supplies. This bias voltage source should be
stabilized by using an external filter capacitor of
approximately 0.33 µF.
The port transmitter circuitry and the receiver circuitry
are disabled when the port is disabled, suspended, or
disconnected.
The line drivers in the PHY core operate in a high-
impedance current mode and are designed to work
with external 112
Ω line-termination resistor networks.
One network is provided at each end of each twisted
pair cable. Each network is composed of a pair of
series-connected 56
Ω resistors. The midpoint of the
pair of resistors that is directly connected to the
twisted pair A (TPA) signals is connected to the
TPBIAS voltage signal. The midpoint of the pair of
resistors that is directly connected to the twisted-pair B
(TPB) signals is coupled to ground through a parallel
RC network with recommended resistor and capacitor
values of 5 k
Ω and 220 pF, respectively. The value of
the external resistors are specified to meet the draft
standard specifications when connected in parallel
with the internal receiver circuits.
The driver output current, along with other internal
operating currents, is set by an external resistor. This
resistor is connected between the R0 and R1 signals
and has a value of 2.49 k
Ω ±1%.
Four signals are used as inputs to set four
configuration status bits in the self-identification (self-
ID) packet. These signals are hardwired high or low as
a function of the equipment design. PC[0:2] are the
three signals that indicate either the need for power
from the cable or the ability to supply power to the
cable. The fourth signal (CONTENDER), as an input,
indicates whether a node is a contender for bus
manager. When the CONTENDER signal is asserted,
it means the node is a contender for bus manager.
When the signal is not asserted, it means that the
node is not a contender. The contender bit
corresponds to bit 20 in the self-ID packet, PC0
corresponds to bit 21, PC1 corresponds to bit 22, and
PC2 corresponds to bit 23 (see Table 4-29 of the
IEEE
1394-1995 standard for additional details).
When the power supply of the PHY core is removed
while the twisted-pair cables are connected, the PHY
core transmitter and receiver circuitry has been
designed to present a high impedance to the cable in
order to not load the TPBIAS signal voltage on the
other end of the cable.
For reliable operation, the TPB± signals must be
terminated using the normal termination network,


Número de pieza similar - FW32305

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Agere Systems
FW32306 AGERE-FW32306 Datasheet
1Mb / 92P
   PCI PHY/Link Open Host Controller Interface
FW323061394 AGERE-FW323061394 Datasheet
1Mb / 92P
   PCI PHY/Link Open Host Controller Interface
FW323061394A AGERE-FW323061394A Datasheet
1Mb / 92P
   PCI PHY/Link Open Host Controller Interface
More results

Descripción similar - FW32305

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Agere Systems
FW322 AGERE-FW322 Datasheet
1Mb / 148P
   1394A PCI PHY/Link Open Host Controller Interface
FW32206T100 AGERE-FW32206T100 Datasheet
939Kb / 86P
   1394a PCI PHY/Link Open Host Controller
FW323061394 AGERE-FW323061394 Datasheet
1Mb / 92P
   PCI PHY/Link Open Host Controller Interface
FW322061394 AGERE-FW322061394 Datasheet
959Kb / 92P
   PCI PHY/Link Open Host Controller Interface
logo
VIA Technologies, Inc.
VT6307 VIA-VT6307 Datasheet
449Kb / 54P
   PCI 1394a-2000 Integrated Host Controller
logo
Texas Instruments
TSB43AB22A TI-TSB43AB22A Datasheet
518Kb / 112P
[Old version datasheet]   INTEGRATED 1394A-2000 OHCI PHY/LINK-LAYER CONTROLLER
TSB43AB21 TI-TSB43AB21 Datasheet
656Kb / 109P
[Old version datasheet]   INTERGRATED 1394A-2000 OHCI PHY LINK-LAYER CONTROLLER
TSB43AB21A TI-TSB43AB21A Datasheet
557Kb / 116P
[Old version datasheet]   Integrated 1394a-2000 OHCI PHY/Link-Layer Controller
TSB43AB22 TI-TSB43AB22 Datasheet
519Kb / 112P
[Old version datasheet]   INTERGRATED 1394a-2000 OHCI PHY/LINK-LAYER CONTROLLER
TSB43AB22 TI1-TSB43AB22_14 Datasheet
99Kb / 7P
[Old version datasheet]   Integrated 1394a-2000 OHCI PHY/Link-Layer Controller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com