Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

TLC1543IDBRG4 Datasheet(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
No. de pieza TLC1543IDBRG4
Descripción Electrónicos  10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI1 - Texas Instruments

TLC1543IDBRG4 Datasheet(HTML) 3 Page - Texas Instruments

  TLC1543IDBRG4 Datasheet HTML 1Page - Texas Instruments TLC1543IDBRG4 Datasheet HTML 2Page - Texas Instruments TLC1543IDBRG4 Datasheet HTML 3Page - Texas Instruments TLC1543IDBRG4 Datasheet HTML 4Page - Texas Instruments TLC1543IDBRG4 Datasheet HTML 5Page - Texas Instruments TLC1543IDBRG4 Datasheet HTML 6Page - Texas Instruments TLC1543IDBRG4 Datasheet HTML 7Page - Texas Instruments TLC1543IDBRG4 Datasheet HTML 8Page - Texas Instruments TLC1543IDBRG4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 33 page
background image
www.ti.com
DETAILED DESCRIPTION
TLC1542I,, TLC1542M,, TLC1542Q
TLC1542C, TLC1543C, TLC1543I, TLC1543Q
SLAS052G – MARCH 1992 – REVISED JANUARY 2006
TERMINAL FUNCTIONS
TERMINAL
I/O
DESCRIPTION
NAME
NO.
ADDRESS
17
I
Serial address input. A 4-bit serial address selects the desired analog input or test voltage that is to be
converted next. The address data is presented with the MSB first and shifts in on the first four rising
edges of I/O CLOCK. After the four address bits have been read into the address register, this input is
ignored for the remainder of the current conversion period.
A0-A10
1-9, 11, 12
I
Analog signal inputs. The 11 analog inputs are applied to these terminals and are internally
multiplexed. The driving source impedance should be less than or equal to 1 k
Ω.
CS
15
I
Chip select. A high-to-low transition on this input resets the internal counters and controls and enables
DATA OUT, ADDRESS, and I/O CLOCK within a maximum of a setup time plus two falling edges of
the internal system clock. A low-to-high transition disables ADDRESS and I/O CLOCK within a setup
time plus two falling edges of the internal system clock.
DATA OUT
16
O
The 3-state serial output for the A/D conversion result. This output is in the high-impedance state
when CS is high and active when CS is low. With a valid chip select, DATA OUT is removed from the
high-impedance state and is driven to the logic level corresponding to the MSB value of the previous
conversion result. The next falling edge of I/O CLOCK drives this output to the logic level
corresponding to the next most significant bit, and the remaining bits shift out in order with the LSB
appearing on the ninth falling edge of I/O CLOCK. On the tenth falling edge of I/O CLOCK, DATA
OUT is driven to a low logic level so that serial interface data transfers of more than ten clocks
produce zeroes as the unused LSBs.
EOC
19
O
End of conversion. This output goes from a high to a low logic level on the trailing edge of the tenth
I/O CLOCK and remains low until the conversion is complete and data are ready for transfer.
GND
10
I
The ground return terminal for the internal circuitry. Unless otherwise noted, all voltage measurements
are with respect to this terminal.
I/O CLOCK
18
I
Input/output clock. This terminal receives the serial I/O CLOCK input and performs the following four
functions: 1) It clocks the four input address bits into the address register on the first four rising edges
of the I/O CLOCK with the multiplex address available after the fourth rising edge. 2) On the fourth
falling edge of I/O CLOCK, the analog input voltage on the selected multiplex input begins charging
the capacitor array and continues to do so until the tenth falling edge of I/O CLOCK. 3) It shifts the
nine remaining bits of the previous conversion data out on DATA OUT. 4) It transfers control of the
conversion to the internal state controller on the falling edge of the tenth clock.
REF+
14
I
The upper reference voltage value (nominally VCC) is applied to this terminal. The maximum input
voltage range is determined by the difference between the voltage applied to this terminal and the
voltage applied to the REF- terminal.
REF-
13
I
The lower reference voltage value (nominally ground) is applied to this terminal.
VCC
20
I
Positive supply voltage
With chip select (CS) inactive (high), the ADDRESS and I/O CLOCK inputs are initially disabled and DATA OUT
is in the high-impedance state. When the serial interface takes CS active (low), the conversion sequence begins
with the enabling of I/O CLOCK and ADDRESS and the removal of DATA OUT from the high-impedance state.
The serial interface then provides the 4-bit channel address to ADDRESS and the I/O CLOCK sequence to I/O
CLOCK. During this transfer, the serial interface also receives the previous conversion result from DATA OUT.
I/O CLOCK receives an input sequence that is between 10 and 16 clocks long from the host serial interface. The
first four I/O clocks load the address register with the 4-bit address on ADDRESS, selecting the desired analog
channel, and the next six clocks providing the control timing for sampling the analog input.
There are six basic serial-interface timing modes that can be used with the device. These modes are determined
by the speed of I/O CLOCK and the operation of CS as shown in Table 1. These modes are (1) a fast mode with
a 10-clock transfer and CS inactive (high) between conversion cycles, (2) a fast mode with a 10-clock transfer
and CS active (low) continuously, (3) a fast mode with an 11- to 16-clock transfer and CS inactive (high)
between conversion cycles, (4) a fast mode with a 16-clock transfer and CS active (low) continuously, (5) a slow
mode with an 11- to 16-clock transfer and CS inactive (high) between conversion cycles, and (6) a slow mode
with a 16-clock transfer and CS active (low) continuously.
3
Submit Documentation Feedback


Número de pieza similar - TLC1543IDBRG4

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
TLC1543IDBRG4 TI1-TLC1543IDBRG4 Datasheet
1Mb / 34P
[Old version datasheet]    10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
More results

Descripción similar - TLC1543IDBRG4

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
TLC1542C TI-TLC1542C Datasheet
424Kb / 27P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC1542I TI1-TLC1542I_14 Datasheet
1Mb / 34P
[Old version datasheet]    10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLV1543 TI-TLV1543 Datasheet
611Kb / 26P
[Old version datasheet]   3.3V 10 BIT ANALOG TO DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLV2543IDBR TI1-TLV2543IDBR Datasheet
536Kb / 28P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC2543C TI-TLC2543C Datasheet
431Kb / 27P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLV2543IDB TI-TLV2543IDB Datasheet
558Kb / 28P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC2543-Q1 TI1-TLC2543-Q1_16 Datasheet
700Kb / 28P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC2543CDWR TI-TLC2543CDWR Datasheet
1Mb / 34P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC2543MJB TI-TLC2543MJB Datasheet
1Mb / 34P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLV2543C TI-TLV2543C Datasheet
379Kb / 24P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com