Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ADC101S051EVAL Datasheet(PDF) 11 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

No. de pieza ADC101S051EVAL
Descripción Electrónicos  Single Channel, 200 to 500 ksps, 10-Bit A/D Converter
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TAOS [TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS]
Página de inicio  http://www.taosinc.com
Logo TAOS - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

ADC101S051EVAL Datasheet(HTML) 11 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Back Button ADC101S051EVAL Datasheet HTML 7Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ADC101S051EVAL Datasheet HTML 8Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ADC101S051EVAL Datasheet HTML 9Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ADC101S051EVAL Datasheet HTML 10Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ADC101S051EVAL Datasheet HTML 11Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ADC101S051EVAL Datasheet HTML 12Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ADC101S051EVAL Datasheet HTML 13Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ADC101S051EVAL Datasheet HTML 14Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ADC101S051EVAL Datasheet HTML 15Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
Applications Information
1.0 ADC101S051 OPERATION
The ADC101S051 is a successive-approximation analog-to-
digital converter designed around a charge-redistribution
digital-to-analog converter core. Simplified schematics of the
ADC101S051 in both track and hold modes are shown in
Figure 3 and Figure 4, respectively. In Figure 3, the device is
in track mode: switch SW1 connects the sampling capacitor
to the input and SW2 balances the comparator inputs. The
device is in this state until CS is brought low, at which point
the device moves to the hold mode.
Figure 4 shows the device in hold mode: switch SW1 con-
nects the sampling capacitor to ground, maintaining the
sampled voltage, and switch SW2 unbalances the compara-
tor. The control logic then instructs the charge-redistribution
DAC to add or subtract fixed amounts of charge from the
sampling capacitor until the comparator is balanced. When
the comparator is balanced, the digital word supplied to the
DAC is the digital representation of the analog input voltage.
The device moves from hold mode to track mode on the 13th
rising edge of SCLK.
2.0 USING THE ADC101S051
The serial interface timing diagram for the ADC101S051 is
shown in Figure 2. CS is chip select, which initiates conver-
sions on the ADC101S051 and frames the serial data trans-
fers. SCLK (serial clock) controls both the conversion pro-
cess and the timing of serial data. SDATA is the serial data
out pin, where a conversion result is found as a serial data
stream.
Basic operation of the ADC101S051 begins with CS going
low, which initiates a conversion process and data transfer.
Subsequent rising and falling edges of SCLK will be labelled
with reference to the falling edge of CS; for example, "the
third falling edge of SCLK" shall refer to the third falling edge
of SCLK after CS goes low.
At the fall of CS, the SDATA pin comes out of TRI-STATE
and the converter moves from track mode to hold mode. The
input signal is sampled and held for conversion on the falling
edge of CS. The converter moves from hold mode to track
mode on the 13th rising edge of SCLK (see Figure 2). The
SDATA pin will be placed back into TRI-STATE after the 16th
falling edge of SCLK, or at the rising edge of CS, whichever
occurs first. After a conversion is completed, the quiet time
(t
QUIET) must be satisfied before bringing CS low again to
begin another conversion.
Sixteen SCLK cycles are required to read a complete
sample from the ADC101S051. The sample bits (including
leading or trailing zeroes) are clocked out on falling edges of
SCLK, and are intended to be clocked in by a receiver on
subsequent rising edges of SCLK. The ADC101S051 will
produce three leading zero bits on SDATA, followed by ten
data bits, most significant first. After the data bits, the
ADC101S051 will clock out two trailing zeros.
If CS goes low before the rising edge of SCLK, an additional
(fourth) zero bit may be captured by the next falling edge of
SCLK.
20144709
FIGURE 3. ADC101S051 in Track Mode
20144710
FIGURE 4. ADC101S051 in Hold Mode
www.national.com
11


Número de pieza similar - ADC101S051EVAL

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
National Semiconductor ...
ADC101S051 NSC-ADC101S051 Datasheet
621Kb / 13P
   Single Channel, 500 kSPS, 8-Bit A/D Converter
logo
Texas Instruments
ADC101S051 TI-ADC101S051 Datasheet
1Mb / 26P
[Old version datasheet]   ADC081S051 Single Channel, 200 to 500 ksps, 8-Bit A/D Converter
ADC101S051 TI1-ADC101S051 Datasheet
1Mb / 23P
[Old version datasheet]   ADC121S021 Single Channel, 50 to 200 ksps, 12-Bit A/D Converter
ADC101S051 TI1-ADC101S051 Datasheet
1Mb / 24P
[Old version datasheet]   ADC121S021 Single Channel, 50 to 200 ksps, 12-Bit A/D Converter
ADC101S051 TI1-ADC101S051 Datasheet
1Mb / 23P
[Old version datasheet]    Single Channel, 0.5 to 1 Msps, 8-Bit A/D Converter
More results

Descripción similar - ADC101S051EVAL

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
ADC101S051CIMF TI1-ADC101S051CIMF Datasheet
1Mb / 24P
[Old version datasheet]   Single Channel, 200 to 500 ksps, 10-Bit A/D Converter
ADC101S051 TI1-ADC101S051 Datasheet
1Mb / 24P
[Old version datasheet]   Single Channel, 200 to 500 ksps, 10-Bit A/D Converter
logo
National Semiconductor ...
ADC108S052 NSC-ADC108S052 Datasheet
839Kb / 17P
   8-Channel, 200 kSPS to 500 kSPS, 10-Bit A/D Converter
logo
Texas Instruments
ADC108S052 TI1-ADC108S052 Datasheet
1Mb / 27P
[Old version datasheet]   8-Channel, 200 ksps to 500 ksps, 10-Bit A/D Converter
ADC102S051 TI1-ADC102S051_15 Datasheet
1Mb / 29P
[Old version datasheet]   2 Channel, 200 ksps to 500 ksps, 10-Bit A/D Converter
ADC104S051CIMM TI1-ADC104S051CIMM Datasheet
1Mb / 25P
[Old version datasheet]   ADC104S051 4 Channel, 200 ksps to 500 ksps, 10-Bit A/D Converter
ADC102S051 TI1-ADC102S051_14 Datasheet
1Mb / 28P
[Old version datasheet]   ADC102S051 2 Channel, 200 ksps to 500 ksps, 10-Bit A/D Converter
ADC121S051 TI1-ADC121S051_15 Datasheet
1Mb / 24P
[Old version datasheet]   Single Channel, 200 to 500 ksps, 12-Bit A/D Converter
ADC128S052 TI1-ADC128S052_14 Datasheet
1Mb / 26P
[Old version datasheet]   8-Channel, 200 kSPS to 500 kSPS, 12-Bit A/D Converter
ADC128S052CIMT TI1-ADC128S052CIMT Datasheet
1Mb / 25P
[Old version datasheet]   8-Channel, 200 kSPS to 500 kSPS, 12-Bit A/D Converter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com