Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
CDCU877AGQL Datasheet(PDF) 7 Page - Texas Instruments |
|
CDCU877AGQL Datasheet(HTML) 7 Page - Texas Instruments |
7 / 23 page www.ti.com Switching Characteristics CDCU877,, CDCU877A 1.8-V PHASE LOCK LOOP CLOCK DRIVER SCAS688D – JUNE 2005 – REVISED JULY 2007 over recommended operating free-air temperature range (unless otherwise noted) (see (1)) AV DD, VDD = 1.8 V ± 0.1 V PARAMETER TEST CONDITIONS MIN TYP MAX UNIT ten Enable time, OE to any Y/Y See Figure 11 8 ns tdis Disable time, OE to any Y/Y See Figure 11 8 ns tjit(cc+) 0 40 Cycle-to-cycle period jitter(2) 160 MHz to 190 MHz, see Figure 4 ps tjit(cc-) 0 -40 tjit(cc+) 0 30 Cycle-to-cycle period jitter(2) 160 MHz to 340 MHz, see Figure 4 ps tjit(cc-) 0 -30 t(ω) Static phase offset time(3) See Figure 5 -50 50 ps t(ω)dyn Dynamic phase offset time See Figure 10 -15 15 ps tsk(o) Output clock skew See Figure 6 35 ps 160 MHz to 190 MHz, see Figure 7 -30 30 tjit(per) Period jitter (4)(2) ps 190 MHz to 340 MHz, see Figure 7 -20 20 160 MHz to 190 MHz, see Figure 8 -115 115 190 MHz to 250 MHz, see Figure 8 -70 70 tjit(hper) Half-period jitter (4) (2) ps 250 MHz to 300 MHz, see Figure 8 -40 40 300 MHz to 340 MHz, see Figure 8 -60 60 Slew rate, OE See Figure 3 and Figure 9 0.5 SR Input clock slew rate See Figure 3 and Figure 9 1 2.5 4 V/ns Output clock slew rate(5)(6) (no load) See Figure 3 and Figure 9 1.5 2.5 3 (VDDQ/2) - (VDDQ/2) + CDCU877, See Figure 2 0.1 0.1 VOX Output differential-pair cross voltage (7) V CDCU877A(8), See Figure 2 (VDDQ/2) - (VDDQ/2) + (0 - 85 °C) 0.1 0.1 SSC modulation frequency 30 33 kHz SSC clock input frequency deviation 0% -0.5% PLL loop bandwidth 2 MHz (1) There are two different terminations that are used with the following tests. The load/board in Figure 2 is used to measure the input and output differential-pair cross voltage only. The load/board in Figure 3 is used to measure all other tests. For consistency, equal length cables must be used. (2) This parameter is specifieded by design and characterization. (3) Phase static offset time does not include jitter. (4) Period jitter, half-period jitter specifications are separate specifications that must be met independently of each other. (5) The output slew rate is determined from the IBIS model with a 120- Ω load only. (6) To eliminate the impact of input slew rates on static phase offset, the input skew rates of reference clock input CK and CK and feedback clock inputs FBIN and FBIN are recommended to be nearly equal. The 2.5-V/ns skew rates are shown as a recommended target. Compliance with these typical values is not mandatory if it can adequately shown that alternative characteristics meet the requirements of the registered DDR2 DIMM application. (7) Output differential-pair cross voltage specified at the DRAM clock input or the test load. (8) VOX of CDCU877A is on average 30 mV lower than that of CDCU877 for the same application. 7 Submit Documentation Feedback |
Número de pieza similar - CDCU877AGQL |
|
Descripción similar - CDCU877AGQL |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |