PLL Frequency Synthesizer

Data Sheet

ADF4107

Rev. D

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2003–2013 Analog Devices, Inc. All rights reserved.

Technical Support

www.analog.com

FEATURES

7.0 GHz bandwidth

2.7 V to 3.3 V power supply

voltage in 3 V systems

Programmable dual-modulus prescaler

8/9, 16/17, 32/33, 64/65

Programmable charge pump currents

Programmable antibacklash pulse width

3-wire serial interface

Analog and digital lock detect

Hardware and software power-down mode

APPLICATIONS

Broadband wireless access

Satellite systems

Instrumentation

Wireless LANs

Base stations for wireless radio

GENERAL DESCRIPTION

The ADF4107 frequency synthesizer can be used to implement

local oscillators in the upconversion and downconversion sections

of wireless receivers and transmitters. It consists of a low noise

digital PFD (phase frequency detector), a precision charge pump, a

programmable reference divider, programmable A and B counters,

and a dual-modulus prescaler (P/P + 1). The A (6-bit) and B

(13-bit) counters, in conjunction with the dual-modulus

prescaler (P/P + 1), implement an N divider (N = BP + A). In

addition, the 14-bit reference counter (R counter), allows

(phase-locked loop) can be implemented if the synthesizer is

used with an external loop filter and VCO (voltage controlled

oscillator). Its very high bandwidth means that frequency

doublers can be eliminated in many high frequency systems,

simplifying system architecture and reducing cost.

FUNCTIONAL BLOCK DIAGRAM

CLK

DATA

LE

24-BIT INPUT

REGISTER

CE

AGND

DGND

14-BIT

R COUNTER

R COUNTER

LATCH

22

14

FUNCTION

LATCH

A, B COUNTER

LATCH

FROM

FUNCTION

LATCH

PRESCALER

P/P + 1

N = BP + A

LOAD

LOAD

13-BIT

B COUNTER

6-BIT

A COUNTER

6

19

13

M3 M2 M1

MUX

HIGH Z

MUXOUT

CPGND

CP

PHASE

FREQUENCY

DETECTOR

LOCK

DETECT

REFERENCE

CHARGE

PUMP

CURRENT

SETTING 1

ADF4107

CPI3 CPI2 CPI1

CPI6 CPI5 CPI4

CURRENT

SETTING 2

Figure 1.