Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD7274BUJZ-REEL72 Datasheet(PDF) 8 Page - Analog Devices

No. de pieza AD7274BUJZ-REEL72
Descripción Electrónicos  3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD7274BUJZ-REEL72 Datasheet(HTML) 8 Page - Analog Devices

Back Button AD7274BUJZ-REEL72 Datasheet HTML 4Page - Analog Devices AD7274BUJZ-REEL72 Datasheet HTML 5Page - Analog Devices AD7274BUJZ-REEL72 Datasheet HTML 6Page - Analog Devices AD7274BUJZ-REEL72 Datasheet HTML 7Page - Analog Devices AD7274BUJZ-REEL72 Datasheet HTML 8Page - Analog Devices AD7274BUJZ-REEL72 Datasheet HTML 9Page - Analog Devices AD7274BUJZ-REEL72 Datasheet HTML 10Page - Analog Devices AD7274BUJZ-REEL72 Datasheet HTML 11Page - Analog Devices AD7274BUJZ-REEL72 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 29 page
background image
AD7273/AD7274
Rev. 0 | Page 7 of 28
TIMING SPECIFICATIONS
VDD = 2.35 V to 3.6 V; VREF = 2.35 to VDD; TA = TMIN to TMAX, unless otherwise noted.1 Guaranteed by characterization. All input signals
are specified with tr = tf = 2 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
Table 4.
Parameter
Limit at TMIN, TMAX
AD7273/AD7274
Unit
Description
fSCLK2
500
kHz min3
48
MHz max
tCONVERT
14 × tSCLK
AD7274
12 × tSCLK
AD7273
tQUIET
4
ns min
Minimum quiet time required between bus relinquish and start of
next conversion
t1
3
ns min
Minimum CS pulse width
t2
6
ns min
CS to SCLK setup time
t34
4
ns max
Delay from CS until SDATA three-state disabled
t44
15
ns max
Data access time after SCLK falling edge
t5
0.4 tSCLK
ns min
SCLK low pulse width
t6
0.4 tSCLK
ns min
SCLK high pulse width
t74
5
ns min
SCLK to data valid hold time
t8
14
ns max
SCLK falling edge to SDATA three-state
5
ns min
SCLK falling edge to SDATA three-state
t9
4.2
ns max
CS rising edge to SDATA three-state
tPOWER-UP5
1
μs max
Power-up time from full power-down
1 Sample tested during initial release to ensure compliance. All timing specifications given are with a 10 pF load capacitance. With a load capacitance greater than this
value, a digital buffer or latch must be used.
2 Mark/space ratio for the SCLK input is 40/60 to 60/40.
3 Minimum fSCLK at which specifications are guaranteed.
4 The time required for the output to cross the VIH or VIL voltage.
5 See the Power-Up Times section
SCLK
VIH
VIL
SDATA
t4
Figure 2. Access Time After SCLK Falling Edge
SCLK
VIH
VIL
SDATA
t7
Figure 3. Hold Time After SCLK Falling Edge
SCLK
1.4V
SDATA
t8
Figure 4. SCLK Falling Edge SDATA Three-State


Número de pieza similar - AD7274BUJZ-REEL72

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD7274BUJZ-REEL7 AD-AD7274BUJZ-REEL7 Datasheet
1Mb / 28P
   3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT
REV. 0
More results

Descripción similar - AD7274BUJZ-REEL72

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD7274 AD-AD7274_15 Datasheet
605Kb / 29P
   3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT
REV. 0
AD7274BRMZ AD-AD7274BRMZ Datasheet
1Mb / 28P
   3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT
REV. 0
AD7273BRMZ AD-AD7273BRMZ Datasheet
1Mb / 28P
   3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT
REV. 0
AD7273 AD-AD7273_15 Datasheet
605Kb / 29P
   3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT
REV. 0
AD7278 AD-AD7278_15 Datasheet
717Kb / 29P
   3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT
REV. C
AD7276 AD-AD7276 Datasheet
501Kb / 28P
   3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT
REV. C
AD7277 AD-AD7277_15 Datasheet
717Kb / 29P
   3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT
REV. C
AD7276 AD-AD7276_15 Datasheet
717Kb / 29P
   3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT
REV. C
AD7276 AD-AD7276_17 Datasheet
589Kb / 28P
   3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT
AD7273 AD-AD7273 Datasheet
243Kb / 20P
   3MSPS,10-/12-Bit ADCs in 8-Lead TSOT
REV. PrB (6/04)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com