CS43L43

2

DS479PP3

TABLE OF CONTENTS

1.0 PIN DESCRIPTION ..............................................................................................4

2.0 TYPICAL CONNECTION DIAGRAM .................................................................5

3.0 APPLICATIONS ...................................................................................................6

3.1 Sample Rate Range/Operational Mode Select ...........................................6

3.2 System Clocking .........................................................................................6

3.3 Digital Interface Format ..............................................................................7

3.4 De-Emphasis Control ..................................................................................8

3.5 Recommended Power-up Sequence ..........................................................9

3.6 Popguard® Transient Control .....................................................................9

3.7 Grounding and Power Supply Arrangements ...........................................12

3.8 Control Port Interface ................................................................................12

3.9 Memory Address Pointer (MAP) ...............................................................14

4.0 REGISTER QUICK REFERENCE .....................................................................14

5.0 REGISTER DESCRIPTION ...............................................................................15

5.1 Power and Muting Control (address 01h) .................................................15

5.2 Channel A Analog Attenuation Control (address 02h) (VOLA).................17

5.3 Channel B Analog Attenuation Control (address 03h) (VOLB).................17

5.4 Channel A Digital Volume Control (address 04h) (DVOLA) ......................18

5.5 Channel B Digital Volume Control (address 05h) (DVOLB) ......................18

5.6 Tone Control (address 06h).......................................................................18

5.7 Mode Control (address 07h) ......................................................................19

5.8 Limiter Attack Rate (address 08h) (ARATE)..............................................21

5.9 Limiter Release Rate (address 09h) (RRATE) ......................................21

5.10 Volume and Mixing Control (address 0Ah) ..............................................22

5.11 Mode Control 2 (address 0Bh).................................................................24

6.0 CHARACTERISTICS AND SPECIFICATIONS .................................................25

ANALOG CHARACTERISTICS (CS43L43-KZ)................................................25

COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE ..27

SWITCHING SPECIFICATIONS - SERIAL AUDIO INTERFACE ....................30

Contacting Cirrus Logic Support

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at:

http://www.cirrus.com/corporate/contacts

IMPORTANT NOTICE

"Preliminary" product information describes products that are in production, but for which full characterization data is not yet available. "Advance" product informa-

tion describes products that are in development and subject to development changes. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information

contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any

kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied

on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining

to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as

the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing

this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property

rights. Cirrus owns the copyrights of the information contained herein and gives consent for copies to be made of the information only for use within your organization

with respect to Cirrus integrated circuits or other parts of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising

or promotional purposes, or for creating any work for resale.

An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material

and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan. An export license and/or quota needs to be obtained

from the competent authorities of the Chinese Government if any of the products or technologies described in this material is subject to the PRC Foreign Trade Law

and is to be exported or taken out of the PRC.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-

ERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE

SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH

APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks

or service marks of their respective owners.