Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

CS82C85 Datasheet(PDF) 6 Page - Intersil Corporation

No. de pieza CS82C85
Descripción Electrónicos  CMOS Static Clock Controller/Generator
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  INTERSIL [Intersil Corporation]
Página de inicio  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CS82C85 Datasheet(HTML) 6 Page - Intersil Corporation

Back Button CS82C85 Datasheet HTML 2Page - Intersil Corporation CS82C85 Datasheet HTML 3Page - Intersil Corporation CS82C85 Datasheet HTML 4Page - Intersil Corporation CS82C85 Datasheet HTML 5Page - Intersil Corporation CS82C85 Datasheet HTML 6Page - Intersil Corporation CS82C85 Datasheet HTML 7Page - Intersil Corporation CS82C85 Datasheet HTML 8Page - Intersil Corporation CS82C85 Datasheet HTML 9Page - Intersil Corporation CS82C85 Datasheet HTML 10Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 21 page
background image
302
FAST mode operation is enabled by each of two conditions:
• The SLO/FST input is HIGH and a START or reset
command is issued
• The SLO/FST input is held HIGH for at least 6 oscillator or
EFI cycles.
Alternate Operating Modes
Using alternate modes of operation (slow, stop-clock, stop-
oscillator) will reduce the average system operating power
dissipation in a static CMOS system (See Table 2). This
does not mean that system speed or throughput must be
reduced. When used appropriately, the slow, stopclock,
stop-oscillator modes can make your design more power
efficient while maintaining maximum system performance.
Stop-Oscillator Mode
When the 82C85 is stopped while in the crystal mode (F/C
LOW), the oscillator, in addition to all system clock signals
(CLK, CLK50 and PCLK), are stopped. CLK and CLK50 stop
in the high state. PCLK stops in it’s current state (high or low).
With the oscillator stopped, 82C85 power drops to it’s lowest
level. All clocks and oscillators are stopped. All devices in
the system which are driven by the 82C85 go into the lowest
power standby mode. The 82C85 also goes into standby
and requires a power supply current of less than 100
µA.
Stop-Clock Mode
When the 82C85 is in the EFI mode (F/C HIGH) and a STOP
command is issued, all system clock signals (CLK, CLK50,
and PCLK) are stopped. CLK and CLK50 stop in the high
state when F/C is low and may stop in either the high or low
state when F/C is high. PCLK stops in its current state (high
or low).
The 82C85 can also provide it’s own EFI source simply by
connecting the OSC output to the EFI input and pulling the
F/C input HIGH. This puts the 82C85 into the External Fre-
quency Mode using it’s own oscillator as an external source
signal (See Figure 2). In this configuration, when the 82C85
is stopped in the EFI mode, the oscillator continues to run.
Only the clocks to the CPU and peripherals (CLK, CLK50
and PCLK) are stopped.
Oscillator/Clock Stop Operation
Three control lines determine when the 82C85 clock outputs
or oscillator will stop. These are S0, S1 and S2/STOP.
These three lines are designed to connect directly to the
MAXimum mode 80C86 and 80C88 status lines or to be
driven by external I/O signals (such as an 82C55A output
port).
In the MAXimum mode configuration, the 82C85 will auto-
matically recognize a software HALT command from the
80C86 or 80C88 and stop the system clocks or oscillator.
This allows complete software control of the STOP function.
If the 80C86 or 80C88 is used in the MINimum mode, the
82C85 can be controlled using the S2/STOP input (with S0
and S1 held high). This can be done using an external I/O
control line, such as from an 82C55A or by decoding the
state of the 80C86 MINimum mode status signals.
82C85 status inputs S2/STOP, S1, S0 are sampled on the
rising edge of CLK. The oscillator (F/C LOW only) and clock
outputs are stopped by S2/STOP, S1, S0 being in the LHH
state on a low-to-high transition of CLK. This LHH state must
follow a passive HHH state occurring on the previous low-to-
high CLK transition. CLK and CLK50 will stop in the logic
HIGH state after two additional complete cycles of CLK.
PCLK stops in it’s current state (HIGH or LOW). This is true
for both SLOW and FAST mode operation.
80C86/88 Maximum Mode Clock Control
The 82C85 STOP function has been optimized for 80C86/88
MAXimum mode operation. In this mode, the three 82C85 sta-
tus inputs (S2/STOP, S1, S0) are connected directly to the
MAXimum mode status lines (S2, S1, S0) of the Intersil
80C86 or 80C88 static CMOS microprocessors (See Figure
3).
When in the MAXimum mode, the 80C86/88 status lines
identify which type of bus cycle the CPU is starting to exe-
cute. 82C85 S2/STOP, S1 and S0 control input logic will rec-
ognize a valid MAXimum mode software HALT executed by
the 80C86 or 80C88. Once this state has been recognized,
the 82C85 stops the clock (F/C HIGH) and oscillator (F/C
LOW) operation.
FIGURE 2. STOP-CLOCK MODE USING 82C85 IN EFI MODE
WITH OSCILLATOR AS FREQUENCY SOURCE
X1
X2
EFI
F/C
S2/STOP
S1
S0
START
OSC
VCC
STOP
CONTROL
START
CONTROL
MN/MX
S0
S1
S2
S0
S1
S2/STOP
82C85
80C86/88
FIGURE 3. 82C85 STOP CONTROL USING 80C86/88
MAXIMUM MODE STATUS LINES
82C85


Número de pieza similar - CS82C85

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Renesas Technology Corp
CS82C85 RENESAS-CS82C85 Datasheet
978Kb / 21P
   CMOS Static Clock Controller/Generator
March 1997
More results

Descripción similar - CS82C85

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Renesas Technology Corp
82C85 RENESAS-82C85 Datasheet
978Kb / 21P
   CMOS Static Clock Controller/Generator
March 1997
HS-82C85RH RENESAS-HS-82C85RH Datasheet
549Kb / 18P
   Radiation Hardened CMOS Static Clock Controller/Generator
Apr 6, 2012
logo
Intersil Corporation
HS-82C85RH INTERSIL-HS-82C85RH_07 Datasheet
381Kb / 18P
   Radiation Hardened CMOS Static Clock Controller/Generator
HS-82C85RH INTERSIL-HS-82C85RH Datasheet
189Kb / 16P
   Radiation Hardened CMOS Static Clock Controller/Generator
logo
Silicon Supplies
54ACT3301 SS-54ACT3301 Datasheet
1Mb / 10P
   CMOS Clock Generator
74ACT3301 SS-74ACT3301 Datasheet
1Mb / 10P
   CMOS Clock Generator
54ACT3301 SS-54ACT3301_V01 Datasheet
1Mb / 10P
   CMOS Clock Generator
Rev 1.2 16/09/22
CGS3311 SS-CGS3311_V01 Datasheet
1Mb / 10P
   CMOS Clock Generator
Rev 1.2 16/09/22
logo
Intersil Corporation
82C84A INTERSIL-82C84A Datasheet
89Kb / 10P
   CMOS Clock Generator Driver
March 1997
82C84A INTERSIL-82C84A_05 Datasheet
290Kb / 11P
   CMOS Clock Generator Driver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com