Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

CD80C88-2 Datasheet(PDF) 6 Page - Intersil Corporation

No. de pieza CD80C88-2
Descripción Electrónicos  CMOS 8/16-Bit Microprocessor
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  INTERSIL [Intersil Corporation]
Página de inicio  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CD80C88-2 Datasheet(HTML) 6 Page - Intersil Corporation

Back Button CD80C88-2 Datasheet HTML 2Page - Intersil Corporation CD80C88-2 Datasheet HTML 3Page - Intersil Corporation CD80C88-2 Datasheet HTML 4Page - Intersil Corporation CD80C88-2 Datasheet HTML 5Page - Intersil Corporation CD80C88-2 Datasheet HTML 6Page - Intersil Corporation CD80C88-2 Datasheet HTML 7Page - Intersil Corporation CD80C88-2 Datasheet HTML 8Page - Intersil Corporation CD80C88-2 Datasheet HTML 9Page - Intersil Corporation CD80C88-2 Datasheet HTML 10Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
3-6
Pin Description (Continued)
The following pin function descriptions are for 80C88 system in maximum mode (i.e., MN/MX = GND). Only the pin functions
which are unique to the maximum mode are described; all other pin functions are as described above.
MAXIMUM MODE SYSTEM
SYMBOL
PIN
NUMBER
TYPE
DESCRIPTION
S0
S1
S2
26
27
28
O
O
O
STATUS: is active during clock high of T4, T1 and
T2, and is returned to the passive state (1, 1, 1)
during T3 or during Tw when READY is HIGH. This
status is used by the 82C88 bus controller to gener-
ate all memory and I/O access control signals. Any
change by S2, S1 or S0 during T4 is used to
indicate the beginning of a bus cycle, and the return
to the passive state in T3 or Tw is used to indicate
the end of a bus cycle.
These signals are held at a high impedance logic
one state during “grant sequence”.
RQ/GT0,
RQ/GT1
31
30
I/O
REQUEST/GRANT: pins are used by other local bus masters to force the processor to release the
local bus at the end of the processor’s current bus cycle. Each pin is bidirectional with RQ/GT0
having higher priority than RQ/GT1. RQ/GT has internal bus-hold high circuitry and, if unused, may
be left unconnected. The request/grant sequence is as follows (see RQ/GT Timing Sequence):
1. A pulse of one CLK wide from another local bus master indicates a local bus request (“hold”) to
the 80C88 (pulse 1).
2. During a T4 or T1 clock cycle, a pulse one clock wide from the 80C88 to the requesting master
(pulse 2), indicates that the 80C88 has allowed the local bus to float and that it will enter the
“grant sequence” state at the next CLK. The CPUs bus interface unit is disconnected logically
from the local bus during “grant sequence”.
3. A pulse one CLK wide from the requesting master indicates to the 80C88 (pulse 3) that the “hold”
request is about to end and that the 80C88 can reclaim the local bus at the next CLK. The CPU
then enters T4 (or T1 if no bus cycles pending).
Each master-master exchange of the local bus is a sequence of three pulses. There must be one
idle CLK cycle after bus exchange. Pulses are active LOW.
If the request is made while the CPU is performing a memory cycle, it will release the local bus during
T4 of the cycle when all the following conjugations are met:
1. Request occurs on or before T2.
2. Current cycle is not the low bit of a word.
3. Current cycle is not the first acknowledge of an interrupt acknowledge sequence.
4. A locked instruction is not currently executing.
If the local bus is idle when the request is made the two possible events will follow:
1. Local bus will be released during the next clock.
2. A memory cycle will start within 3 clocks. Now the four rules for a currently active memory cycle
apply with condition number 1 already satisfied.
LOCK
29
O
LOCK: indicates that other system bus masters are not to gain control of the system bus while
LOCK is active (LOW). The LOCK signal is activated by the “LOCK” prefix instruction and remains
active until the completion of the next instruction. This signal is active LOW, and is held at a high
impedance logic one state during “grant sequence”. In Max Mode, LOCK is automatically generated
during T2 of the first INTA cycle and removed during T2 of the second INTA cycle.
QS1, QS0
24, 25
O
QUEUE STATUS: provide status to allow external
tracking of the internal 80C88 instruction queue.
The queue status is valid during the CLK cycle after
which the queue operation is performed. Note that
the queue status never goes to a high impedance
statue (floated).
-
34
O
Pin 34 is always a logic one in the maximum mode and is held at a high impedance logic one during
a “grant sequence”.
S2
S1
S0
CHARACTERISTICS
0
0
0
Interrupt Acknowledge
0
0
1
Read I/O Port
0
1
0
Write I/O Port
0
1
1
Halt
1
0
0
Code Access
1
0
1
Read Memory
1
1
0
Write Memory
1
1
1
Passive
QS1
QS0
CHARACTERISTICS
0
0
No Operation
0
1
First Byte of Opcode from
Queue
1
0
Empty the Queue
1
1
Subsequent Byte from
Queue
80C88


Número de pieza similar - CD80C88-2

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Intersil Corporation
CD80C86 INTERSIL-CD80C86 Datasheet
339Kb / 35P
   CMOS 16-Bit Microprocessor
January 9, 2009
CD80C86-2 INTERSIL-CD80C86-2 Datasheet
339Kb / 35P
   CMOS 16-Bit Microprocessor
January 9, 2009
More results

Descripción similar - CD80C88-2

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Intersil Corporation
80C88 INTERSIL-80C88_04 Datasheet
620Kb / 32P
   CMOS 8/16-Bit Microprocessor
logo
Renesas Technology Corp
80C88 RENESAS-80C88 Datasheet
1Mb / 39P
   CMOS 8-/16-Bit Microprocessor
logo
Intersil Corporation
80C88 INTERSIL-80C88_08 Datasheet
606Kb / 38P
   CMOS 8-/16-Bit Microprocessor
logo
California Micro Device...
G65SC816 CALMIRCO-G65SC816 Datasheet
115Kb / 2P
   CMOS 8/16-BIT MICROPROCESSOR FAMILY
logo
OKI electronic componet...
MSM80C86A-10RS OKI-MSM80C86A-10RS Datasheet
269Kb / 37P
   16-Bit CMOS MICROPROCESSOR
logo
Renesas Technology Corp
80C86 RENESAS-80C86 Datasheet
1Mb / 38P
   CMOS 16-Bit Microprocessor
logo
Intersil Corporation
80C86 INTERSIL-80C86 Datasheet
686Kb / 37P
   CMOS 16-Bit Microprocessor
80C86 INTERSIL-80C86 Datasheet
339Kb / 35P
   CMOS 16-Bit Microprocessor
January 9, 2009
80C86 INTERSIL-80C86_06 Datasheet
804Kb / 37P
   CMOS 16-Bit Microprocessor
logo
OKI electronic componet...
MSM80C88A-10RS OKI-MSM80C88A-10RS Datasheet
270Kb / 37P
   8-Bit CMOS MICROPROCESSOR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com