Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AD7523 Datasheet(PDF) 6 Page - Intersil Corporation |
|
AD7523 Datasheet(HTML) 6 Page - Intersil Corporation |
6 / 9 page 10-13 Offset Adjustment 1. Adjust VREF to approximately +10V. 2. Connect all digital inputs to “Logic 1”. 3. Adjust IOUT2 amplifier offset adjust trimpot for 0V ±1mV at IOUT2 amplifier output. 4. Connect MSB (Bit 1) to “Logic 1” and all other bits to “Logic 0”. 5. Adjust IOUT1 amplifier offset adjust trimpot for 0V ±1mV at VOUT. Gain Adjustment 1. Connect all digital inputs to V+. 2. Monitor VOUT for a -VREF (1 1/ 2 8) volts reading. 3. To increase VOUT, connect a series resistor, R2, of up to 250 Ω between VOUT and RFEEDBACK. 4. To decrease VOUT, connect a series resistor, R1, of up to 250 Ω between the reference voltage and the VREF terminal. Bipolar (Offset Binary) Operation - AD7533 The circuit configuration for operating the AD7533 in the bipolar mode is given in Figure 3. Using offset binary digital input codes and positive and negative reference voltage val- ues, 4-Quadrant multiplication can be realized. The “Digital Input Code/Analog Output Value” table for bipolar mode is given in Table 4. A “Logic 1” input at any digital input forces the corresponding ladder switch to steer the bit current to IOUT1 bus. A “Logic 0” input forces the bit current to IOUT2 bus. For any code the IOUT1 and IOUT2 bus currents are complements of one another. The current amplifier at IOUT2 changes the polarity of IOUT2 current and the transconductance amplifier at IOUT1 output sums the two currents. This configuration doubles the output range. The difference current resulting at zero offset binary code, (MSB = “Logic 1”, all other bits = “Logic 0”), is cor- rected by using an external resistor, (10M Ω), from VREF to IOUT2. TABLE 4. UNlPOLAR BINARY CODE - AD7533 DIGITAL INPUT MSB LSB (NOTE 1) NOMINAL ANALOG OUTPUT 1111111111 1000000001 1000000000 0 0111111111 0000000001 0000000000 NOTES: 1. VOUT as shown in the Functional Diagram. 2. Nominal Full Scale for the circuit of Figure 6 is given by: . 3. Nominal LSB magnitude for the circuit of Figure 3 is given by: . -V REF 511 512 ---------- -V REF 1 512 ---------- +V REF 1 512 ---------- +V REF 511 512 ---------- +V REF 512 512 ---------- FSR V REF 1023 512 ------------- = LSB V REF 1 512 ---------- = FIGURE 4. 10-BIT AND SIGN MULTIPLYING DAC OUT2 6 - + RFEEDBACK 6 - + OUT1 15 16 1 4 13 3 2 AD7533 MSB LSB 14 V+ VREF MAGNITUDE BITS ±10V VOUT 10K GND SIGN BIT DIGITAL INPUT BIPOLAR ANALOG INPUT 10K 1/ 2 IH5140 5K AD7523, AD7533 |
Número de pieza similar - AD7523 |
|
Descripción similar - AD7523 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |