Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
CA3304M Datasheet(PDF) 5 Page - Intersil Corporation |
|
CA3304M Datasheet(HTML) 5 Page - Intersil Corporation |
5 / 11 page 4-11 Functional Diagram Timing Diagrams FIGURE 1. TIMING DIAGRAM FIGURE 2. OUTPUT ENABLE/DISABLE TIMING †Cascaded Auto Balance (CAB) NOTE: CE1 and CE2 inputs and data outputs have standard CMOS protection networks to VDD and VSS. Analog inputs and clock have standard CMOS protection networks to VAA+ and VAA-. 9 7 1 DQ CLK DQ CLK DQ CLK DQ CLK DQ CLK DQ CLK 5 2 3 4 6 ENCODER LOGIC ARRAY D LATCH 16 Q COUNT 16 COUNT 8 D LATCH 8 Q D LATCH 0 Q COUNT 1 8 14 VAA-VSS †CAB COMPARATOR #1 φ1 (AUTO BALANCE) φ2 (SAMPLE UNKNOWN) 50k Ω CLOCK 15 13 VREF- VREF+ VIN 12 11 16 10 VAA+VDD φ1 φ1 φ1 φ1 φ2 φ2 1/ 2R 1/ 2R R R R †CAB #8 †CAB #16 OUTPUT REGISTER THREE-STATE DRIVERS DATA CHANGE OVERFLOW BIT 4 BIT 3 BIT 2 BIT 1 (LSB) CE1 CE2 R CLOCK B1 - B4, DC & OF COMPARATOR DATA DATA VALID 2 φ 1 φ 2 tHO 1 1 0 0 AUTO BALANCE AUTO BALANCE AUTO BALANCE SAMPLE 1 SAMPLE 2 SAMPLE 3 LATCHED DATA SHIFTED INTO OUTPUT REGISTERS DATA VALID 1 DATA VALID 0 tD BITS 1-4 DC, OF tDIS HIGH CE2 CE1 IMPEDANCE HIGH IMPEDANCE HIGH IMPEDANCE tEN tEN tDIS CA3304, CA3304A |
Número de pieza similar - CA3304M |
|
Descripción similar - CA3304M |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |