Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
PD16754 Datasheet(PDF) 3 Page - Renesas Technology Corp |
|
PD16754 Datasheet(HTML) 3 Page - Renesas Technology Corp |
3 / 21 page The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information. 2001 DATA SHEET 384-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 256-GRAY SCALES) MOS INTEGRATED CIRCUIT µµµµPD16754 Document No. S16434EJ1V0DS00 (1st edition) Date Published April 2003 NS CP(K) Printed in Japan The mark 5 shows major revised points. DESCRIPTION The µ PD16754 is a source driver for TFT-LCDs capable of dealing with displays with 256-gray scales. Data input is based on digital input configured as 8 bits by 6 dots (2 pixels), which can realize a full-color display of 16,777,216 colors by output of 256 values γ -corrected by an internal D/A converter and 8-by-2 external power modules. Because the output dynamic range is as large as VDD2 − 0.2 V to VSS2 + 0.2 V, level inversion operation of the LCD’s common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 8-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a clock frequency of 40 MHz when driving at 3.0 V, this driver is applicable to XGA-standard TFT- LCD panels and SXGA TFT-LCD panels. FEATURES • CMOS level input • 384 Outputs • Input of 8 bits (gradation data) by 6 dots • Capable of outputting 256 values by means of 8-by-2 external power modules (16 units) and a D/A converter • Logic power supply voltage (VDD1): 3.0 to 3.6 V • Driver power supply voltage (VDD2): 8.5 to 9.5 V • Output dynamic range VDD2 − 0.2 V to VSS2 + 0.2 V • High-speed data transfer: fCLK = 40 MHz MAX. (internal data transfer speed when operating at VDD1 = 3.0 V) • Apply for dot-line inversion, n-line inversion and column line inversion • Output Voltage polarity inversion function (POL) • Display data inversion function (POL21, POL22) ORDERING INFORMATION Part Number Package µ PD16754N - ××× TCP (TAB package) Remark The TCP’s external shape is customized. To order the required shape, please contact one of our sales representatives. |
Número de pieza similar - PD16754_15 |
|
Descripción similar - PD16754_15 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |