Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
TEA1755LT Datasheet(PDF) 10 Page - NXP Semiconductors |
|
TEA1755LT Datasheet(HTML) 10 Page - NXP Semiconductors |
10 / 35 page TEA1755LT All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved. Product data sheet Rev. 1.1 — 13 March 2015 10 of 35 NXP Semiconductors TEA1755LT HV start-up DCM/QR flyback controller with integrated DCM/QR PFC controller (1) The voltage is limited to Vstart(soft)PFC. The start level and time constant of the increasing primary current level is externally adjusted by changing the RSS1 and CSS1 values. (2) The charging current Istart(soft)PFC flows while the PFCSENSE pin voltage is < 0.5 V. If VPFCSENSE exceeds 0.5 V, the soft-start current source starts limiting current Istart(soft)PFC. When the PFC starts switching, the Istart(soft)PFC current source is switched off; see Figure 5. 7.2.6 PFC switch on/switch off control When the flyback converter output power (see Section 7.3) is low, the flyback converter switches to FR mode. When the switching frequency of the flyback in FR mode < fsw(fb)swoff(PFC) (53 kHz), the PFC circuit is switched off to maintain high efficiency. Connect a capacitor to the PFCTIMER pin (see Section 7.2.7) to delay the PFC switching off. During low-power mode operation, the PFCCOMP pin is clamped to a minimum voltage of 3.32 V or 1.92 V and a maximum voltage of 3.75 V. The lower clamp voltage depends on VVINSENSE. This voltage limits the maximum power that is delivered when the PFC is switched on again. The upper clamp voltage ensures that the PFC returns from low-power mode to its normal regulation point in a limited time. In FR mode, when the flyback converter switching frequency exceeds fsw(fb)swon(PFC) (73 kHz), the PFC circuit is switched on. If the flyback converter duty cycle is > 50 % or VFBCTRL is > 3.75 V, the PFC circuit is also switched on. 7.2.7 PFC switch off delay (PFCTIMER pin) When the flyback converter switching frequency in FR mode is < fsw(fb)swoff(PFC) (53 kHz), the IC then outputs a 4.7 A current to the PFCTIMER pin. When V PFCTIMER reaches 3 V, the PFC is switched off by performing a soft-stop. Fig 5. Soft-start of the PFC V PFCSENSE I start soft PFC R SS1 = soft s – tart 3 R SS1 C SS1 = |
Número de pieza similar - TEA1755LT |
|
Descripción similar - TEA1755LT |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |