FM1608-120-P datasheet(6/12 Pages) RAMTRON

No. de pieza	FM1608-120-P

Descripción Electrónicos	64Kb Bytewide FRAM Memory

Download	12 Pages

Scroll/Zoom	100%

Fabricante Electrónico	RAMTRON [Ramtron International Corporation]

Página de inicio	http://www.ramtron.com

Logo

6 / 12 page

Ramtron

FM1608

28 July 2000

6/12

FRAM Design Considerations

When designing with FRAM for the first time, users

of SRAM will recognize a few minor differences. First,

bytewide FRAM memories latch each address on the

falling edge of chip enable. This allows the address

bus to change after starting the memory access. Since

every access latches the memory address on the

falling edge of /CE, users should not ground it as they

might with SRAM.

Users that are modifying existing designs to use

FRAM

should

examine

the

hardware

address

decoders. Decoders should be modified to qualify

addresses with an address valid signal if they do not

already. In many cases, this is the only change

required. Systems that drive chip enable active, then

inactive for each valid address may need no

modifications. An example of the target signal

relationships is shown in Figure 4. Also shown is a

common SRAM signal relationship that will not work

for the FM1608.

The main design issue is to create a decoder scheme

that will drive /CE active, then inactive for each

address. This accomplishes the two goals of latching

the new address and creating the precharge period.

A second design consideration relates to the level of

VDD during operation. Battery-backed SRAMs are

forced to monitor VDD in order to switch to battery

backup. They typically block user access below a

certain VDD level in order to prevent loading the

battery with current demand from an active SRAM.

The user can be abruptly cut off from access to the

nonvolatile memory in a power down situation with

no warning or indication.

FRAM memories do not need this system overhead.

The memory will not block access at any VDD level.

The user, however, should prevent the processor

from

accessing

memory

when VDD is out-of-

tolerance. The common design practice of holding a

processor in reset when VDD drops is adequate; no

special provisions must be taken for FRAM design.

Figure 4. Memory Address Relationships

Número de pieza similar - FM1608-120-P

Fabricante Electrónico	No. de pieza	Datasheet	Descripción Electrónicos
Ramtron International C...	FM1608B	94Kb / 11P	64Kb Bytewide 5V F-RAM Memory
Cypress Semiconductor	FM1608B	342Kb / 14P	64Kb Bytewide 5V F-RAM Memory
Ramtron International C...	FM1608B-SG	94Kb / 11P	64Kb Bytewide 5V F-RAM Memory
Cypress Semiconductor	FM1608B-SG	342Kb / 14P	64Kb Bytewide 5V F-RAM Memory

More results

Descripción similar - FM1608-120-P

Fabricante Electrónico	No. de pieza	Datasheet	Descripción Electrónicos
List of Unclassifed Man...	FM1808	89Kb / 12P	256Kb Bytewide FRAM Memory
Ramtron International C...	FM18L08	126Kb / 13P	256Kb Bytewide FRAM Memory
	FM25640	131Kb / 14P	64Kb FRAM Serial Memory
	FM25640	187Kb / 13P	64Kb FRAM Serial Memory
	FM24C64	98Kb / 12P	64Kb FRAM Serial Memory
	FM25640	138Kb / 13P	64Kb FRAM Serial Memory
	FM25CL64	131Kb / 13P	64Kb FRAM Serial 3V Memory
List of Unclassifed Man...	FM20L08	130Kb / 14P	1Mbit Bytewide FRAM Memory - Extended Temp
List of Unclassifed Man...	FM18L08	80Kb / 11P	256Kb 2.7-3.6V Bytewide FRAM Memory
Ramtron International C...	FM20L08	152Kb / 14P	1Mbit Bytewide FRAM Memory - Industrial Temp.

More results

FM1608-120-P Datasheet(PDF) 6 Page - Ramtron International Corporation

FM1608-120-P Datasheet(HTML) 6 Page - Ramtron International Corporation

Número de pieza similar - FM1608-120-P

Descripción similar - FM1608-120-P

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Descarga

Enlace URL